



FEATURES




- Max. shift frequency of 600MHz
- Max. Clock to Q delay of 1200ps
- IEE min. of -150mA
- ESD protection of 2000V
- Industry standard 100K ECL levels
- Extended supply voltage option:
— VEE = -4.2V to -5.46V
- Voltage and temperature compensation for improved noise immunity
- Internal 75K Ω Input pull-down resistors
- 70% faster than National 300K at lower power
- Function and pinout compatible with National and Signetics F100K
- Available in Cerdip, CERPAC and PLCC

DESCRIPTION

The SY100S341 offer eight D-type, edge-triggered flip-flops with both individual inputs for parallel operation as well as serial inputs for bidirectional shifting, and are designed for use in high-performance ECL systems. Data is clocked into the flip-flops on the rising edge of the clock.

The mode of operation is selected by two Select inputs (S₀, S₁) which determine if the device performs a shift, hold or parallel entry function, as described in the Truth Table. The inputs on these devices have 75K Ω pull-down resistors.


PIN CONFIGURATIONS



PIN NAMES

Label	Function
CP	Clock Pulse Input
S ₀ — S ₁	Select Inputs
D ₀ — D ₇	Serial Inputs
P ₀ — P ₇	Parallel Inputs
Q ₀ — Q ₇	Data Outputs

BLOCK DIAGRAM



TRUTH TABLE

Function	Inputs					Outputs							
	D7	D0	S1	S0	CP	Q7	Q6	Q5	Q4	Q3	Q2	Q1	Q0
Load Register	X	X	L	L	/	P7	P6	P5	P4	P3	P2	P1	P0
Shift Left	X	L	L	H	/	Q6	Q5	Q4	Q3	Q2	Q1	Q0	L
Shift Left	X	H	L	H	/	Q6	Q5	Q4	Q3	Q2	Q1	Q0	H
Shift Right	L	X	H	L	/	L	Q7	Q6	Q5	Q4	Q3	Q2	Q1
Shift Right	H	X	H	L	/	H	Q7	Q6	Q5	Q4	Q3	Q2	Q1
Hold	X	X	H	H	X	No Change							
Hold	X	X	X	X	H								
Hold	X	X	X	X	L								

NOTE:

- H = HIGH Voltage Level
- L = LOW Voltage Level
- X = Don't Care
- / = LOW-to-HIGH Transition

DC ELECTRICAL CHARACTERISTICS

VEE = -4.2V to -5.46V unless otherwise specified; VCC = VCCA = GND, TA = 0°C to +85°C

Symbol	Parameter	Min.	Typ.	Max.	Unit	Condition
I _{IH}	Input HIGH Current, All Inputs	—	—	200	μA	V _{IN} = V _{IH} (Max.)
I _{EE}	Power Supply Current	-150	-102	-71	mA	Inputs Open

AC ELECTRICAL CHARACTERISTICS

CERDIP

VEE = -4.2V to -5.46V unless otherwise specified; VCC = VCCA = GND, TA = 0°C to +85°C

Symbol	Parameter	TA = 0°C		TA = +25°C		TA = +85°C		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
f _{shift}	Shift Frequency	600	—	600	—	600	—	MHz
t _{PLH} t _{PHL}	Propagation Delay CP to Output	450	1200	450	1200	450	1200	ps
t _{TLH} t _{THL}	Transition Time 20% to 80%, 80% to 20%	300	900	300	900	300	900	ps
t _s	Set-up Time D _n , P _n S _n	300	—	300	—	300	—	ps
		600	—	600	—	600	—	
t _h	Hold Time D _n , P _n S _n	300	—	300	—	300	—	ps
		0	—	0	—	0	—	
t _{pw} (H)	Pulse Width HIGH, CP	—	600	—	600	—	600	ps

AC ELECTRICAL CHARACTERISTICS (CONT'D.)
CERPACK

VEE = -4.2V to -5.46V unless otherwise specified; VCC = VCCA = GND, TA = 0°C to +85°C


Symbol	Parameter	TA = 0°C		TA = +25°C		TA = +85°C		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
fshift	Shift Frequency	600	—	600	—	600	—	MHz
tPLH tPHL	Propagation Delay CP to Output	450	1100	450	1100	450	1100	ps
tTLH tTHL	Transition Time 20% to 80%, 80% to 20%	300	900	300	900	300	900	ps
ts	Set-up Time Dn, Pn Sn	300	—	300	—	300	—	ps
		600	—	600	—	600	—	
th	Hold Time Dn, Pn Sn	300	—	300	—	300	—	ps
		0	—	0	—	0	—	
tpw (H)	Pulse Width HIGH, CP	—	600	—	600	—	600	ps

PLCC


VEE = -4.2V to -5.46V unless otherwise specified; VCC = VCCA = GND, TA = 0°C to +85°C

Symbol	Parameter	TA = 0°C		TA = +25°C		TA = +85°C		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
fshift	Shift Frequency	600	—	600	—	600	—	MHz
tPLH tPHL	Propagation Delay CP to Output	450	1000	450	1000	450	1000	ps
tTLH tTHL	Transition Time 20% to 80%, 80% to 20%	300	900	300	900	300	900	ps
ts	Set-up Time Dn, Pn Sn	300	—	300	—	300	—	ps
		600	—	600	—	600	—	
th	Hold Time Dn, Pn Sn	300	—	300	—	300	—	ps
		0	—	0	—	0	—	
tpw (H)	Pulse Width HIGH, CP	—	600	—	600	—	600	ps

TIMING DIAGRAMS



Propagation Delay and Transition Times



Set-up and Hold Times

NOTES:

ts is the minimum time before the transition of the clock that information must be present at the data input

th is the minimum time after the transition of the clock that information must remain unchanged at the data input.

PRODUCT ORDERING CODE

Ordering Code	Package Type	Operating Range
SY100S341DC	D24-1	Commercial
SY100S341FC	F24-1	Commercial
SY100S341JC	J28-1	Commercial