PHASE-LOCKED-LOOP WITH VCO

FEATURES

- Low power consumption
- Centre frequency of up to

17 MHz (typ.) at V_{CC} = 4.5 V

Choice of three phase comparators: **EXCLUSIVE-OR:** edge-triggered JK flip-flop; edge-triggered RS flip-flop

- **Excellent VCO frequency linearity**
- VCO-inhibit control for ON/OFF keying and for low standby
- power consumption Minimal frequency drift
- Operating power supply voltage

VCO section 3.0 to 6.0 V digital section 2.0 to 6.0 V

- Zero voltage offset due to op-amp buffering
- Output capability: standard
- I_{CC} category: MSI

-			TYF			
SYMBOL	PARAMETER	CONDITIONS	нс нст		UNIT	
f _o	VCO centre frequency	C1 = 40 pF R1 = 3 kΩ V _{CC} = 5 V	19	19	MHz	
Cl	input capacitance (pin 5)		3.5	3.5	pF	
C _{PD}	power dissipation capacitance per package	notes 1 and 2	24	24	рF	

 $GND = 0 V; T_{amb} = 25 °C$

Notes

1. CPD is used to determine the dynamic power dissipation (PD in μ W):

$$PD = CPD \times VCC^2 \times f_i + \Sigma (CL \times VCC^2 \times f_0)$$
 where:

f; = input frequency in MHz

CL = output load capacitance in pF

fo = output frequency in MHz $\Sigma (C_L \times V_{CC}^2 \times f_0) = \text{sum of outputs}$ VCC = supply voltage in V

2. Applies to the phase comparator section only (VCO disabled). For power dissipation of the VCO and demodulator sections

see Figs 22, 23 and 24. **PACKAGE OUTLINES**

16-lead DIL; plastic (SOT38Z). 16-lead mini-pack; plastic (SO16; SOT109A).

GENERAL DESCRIPTION


The 74HC/HCT4046A are high-speed Si-gate CMOS devices and are pin compatible with the "4046" of the "4000B" series. They are specified in compliance with JEDEC standard no. 7A.


The 74HC/HCT4046A are phase-lockedloop circuits that comprise a linear voltage-controlled oscillator (VCO) and three different phase comparators (PC1, PC2 and PC3) with a common signal input amplifier and a common comparator input. The signal input can be directly coupled to large voltage signals, or indirectly coupled (with a series capacitor) to small voltage signals. A self-bias input circuit keeps small voltage signals within the linear region of the input amplifiers. With a passive low-pass filter, the "4046A" forms a second-order loop PLL. The excellent VCO linearity is achieved by the use of linear op-amp techniques.


(continued on next page)

APPLICATIONS

- FM modulation and demodulation
- Frequency synthesis and multiplication
- Frequency discrimination
- Tone decoding
- Data synchronization and conditioning
- Voltage-to-frequency conversion
- Motor-speed control







PIN DESCRIPTION

PIN NO.	SYMBOL	NAME AND FUNCTION
1	PCPOUT	phase comparator pulse output
2	PC1 _{OUT}	phase comparator 1 output
3	COMPIN	comparator input
4	vco _{out}	VCO output
5	INH	inhibit input
6	C1 _A	capacitor C1 connection A
7	C1 _B	capacitor C1 connection B
8	GND	ground (0 V)
9	VCOIN	VCO input
10	DEMOUT	demodulator output
11	R ₁	resistor R1 connection
12	R ₂	resistor R2 connection
13	PC2 _{OUT}	phase comparator 2 output
14	SIGIN	signal input
15	PC3 _{OUT}	phase comparator 3 output
16	Vcc	positive supply voltage

GENERAL DESCRIPTION (Cont'd)

The VCO requires one external capacitor C1 (between C1 $_{\rm A}$ and C1 $_{\rm B}$) and one external resistor R1 (between R4 $_{\rm A}$ and GND) or two external resistors R1 and R2 (between R4 $_{\rm A}$ and GND), and R2 $_{\rm A}$ and GND. Resistor R1 and capacitor C1 determine the frequency range of the VCO. Resistor R2 enables the VCO to have a frequency offset if required.

The high input impedance of the VCO simplifies the design of low-pass filters by giving the designer a wide choice of

resistor/capacitor ranges. In order not to load the low-pass filter, a demodulator output of the VCO input voltage is provided at pin 10 (DEMOUT). In contrast to conventional techniques where the DEMOUT voltage is one threshold voltage lower than the VCO input voltage, here the DEMOUT voltage equals that of the VCO input. If DEMOUT is used, a load resistor (Rg) should be connected from DEMOUT to GND; if unused, DEMOUT should be left open. The VCO output (VCOUT) can be connected directly to the comparator input (COMPIN), or connected via a frequency-divider. The

VCO output signal has a duty factor of 50% (maximum expected deviation 1%), if the VCO input is held at a constant DC level. A LOW level at the inhibit input (INH) enables the VCO and demodulator, while a HIGH level turns both off to minimize standby power consumption.

The only difference between the HC and HCT versions is the input level specification of the INH input. This input disables the VCO section. The sections of the comparator are identical, so that there is no difference in the SIG_{IN} (pin 14) or COMP_{IN} (pin 3) inputs between the HC and HCT versions.

Phase comparators


The signal input (SIG_{IN}) can be directly coupled to the self-biasing amplifier at pin 14, provided that the signal swing is between the standard HC family input logic levels. Capacitive coupling is required for signals with smaller swings. Phase comparator 1 (PCT)


This is an EXCLUSIVE-OR network. The signal and comparator input frequencies (f_i) must have a 50% duty factor to obtain the maximum locking range. The transfer characteristic of PC1, assuming ripple ($f_r = 2f_i$) is suppressed, is:

$$V_{DEMOUT} = \frac{V_{CC}}{\pi} (\phi_{SIGIN} - \phi_{COMPIN})$$

where VDEMOUT is the demodulator output at pin 10;

VDEMOUT = VPC1OUT (via low-pass filter)







The phase comparator gain is:

 $K_p = \frac{V_{CC}}{V_{CC}} (V/r)$

The average output voltage from PC1, fed to the VCO input via the low-pass filter and seen at the demodulator output at pin 10 (VDEMOUT), is the resultant of the phase differences of signals (SIGIN) the phase differences or signals (SIGIN) and the comparator input (COMPIN) as shown in Fig. 6. The average of VDEMOUT is equal to 1/2 VCC when there is no signal or noise at SIGIN and with this input the VCO oscillates at the centre frequency (f₀). Typical waveforms for the PC1 loop locked at fo are shown in Fig. 7.

The frequency capture range $(2f_{\mbox{\scriptsize c}})$ is defined as the frequency range of input signals on which the PLL will lock if it was initially out-of-lock. The frequency lock range ($2f_L$) is defined as the frequency range of input signals on which the loop will stay locked if it was initially in lock. The capture range is smaller or equal to the lock range.





VDEMOUT = VPC10UT =

 $\frac{V_{CC}}{\pi}(\phi_{SIGIN} - \phi_{COMPIN})$

 ϕ DEMOUT = $(\phi$ SIGIN — ϕ COMPIN).




Fig. 7 Typical waveforms for PLL using phase comparator 1, loop locked at fo.

GENERAL DESCRIPTION (Cont'd)

Phase comparators (Cont'd)

With PC1, the capture range depends on the low-pass filter characteristics and can be made as large as the lock range. This configuration retains lock even with very noisy input signals. Typical behaviour of this type of phase comparator is that it can lock to input frequencies close to the harmonics of the VCO centre frequency.

Phase comparator 2 (PC2)

This is a positive edge-triggered phase and frequency detector. When the PLL is using this comparator, the loop is controlled by positive signal transitions and the duty factors of SIG]N and COMP]N are not important. PC2 comprises two D-type flip-flops, control-gating and a 3-state output stage. The circuit functions as an up-down counter (Fig. 5) where SIG]N causes an up-count and COMP]N a down-count. The transfer function of PC2, assuming ripple ($f_{\rm f}=f_{\rm f}$) is suppressed, is:

 $V_{DEMOUT} = \frac{V_{CC}}{4\pi}(\phi_{SIGIN} - \phi_{COMPIN})$

where VDEMOUT is the demodulator output at pin 10;

VDEMOUT = VPC2OUT (via low-pass filter)

The phase comparator gain is:

$$K_p = \frac{V_{CC}}{4\pi} (V/r).$$

VDEMOUT is the resultant of the initial phase differences of SIGIN and COMPIN as shown in Fig. 8. Typical waveforms for the PC2 loop locked at f₀ are shown in Fig. 9.

When the frequencies of SIGIN and COMPIN are equal but the phase of SIGIN leads that of COMPIN, the p-type output driver at PC2_{OUT} is held "ON" for a time corresponding to the phase difference (ϕ_{DEMOUT}). When the phase of SIGIN lags that of COMPIN, the n-type driver is held "ON".

When the frequency of SIGIN is higher than that of COMPIN, the p-type output driver is held "ON" for most of the input signal cycle time, and for the remainder of the cycle both n and p- type drivers are "OFF" (3-state). If the SIGIN frequency

is lower than the COMPIN frequency, then it is the n-type driver that is held "ON" for most of the cycle. Subsequently, the voltage at the capacitor (C2) of the low-pass filter connected to PC2_{OUT} varies until the signal and comparator inputs are equal in both phase and frequency. At this stable point the voltage on C2 remains constant as the PC2 output is in 3-state and the VCO input at pin 9 is a high impedance. Also in this condition, the signal at the phase comparator pulse output (PCP_{OUT}) is a HIGH level and so can be used for indicating a locked condition.

Thus, for PC2, no phase difference exists between SIGI_N and COMP_{IN} over the full frequency range of the VCO. Moreover, the power dissipation due to the low-pass filter is reduced because both p and n-type drivers are "OFF" for most of the signal input cycle. It should be noted that the PLL lock range for this type of phase comparator is equal to the capture range and is independent of the low-pass filter. With no signal present at SIGI_N the VCO adjusts, via PC2, to its lowest frequency.




Fig. 8 Phase comparator 2: average output voltage versus input phase difference:

VDEMOUT = VPC2OUT =

$$\frac{V_{CC}}{4\pi}(\phi_{SIGIN} - \phi_{COMPIN})$$

 ϕ DEMOUT = $(\phi$ SIGIN - ϕ COMPIN).




Fig. 9 Typical waveforms for PLL using phase comparator 2, loop locked at $f_{\rm O}$.

Phase comparator 3 (PC3)

This is a positive edge-triggered sequential phase detector using an RS-type flip-flop. When the PLL is using this comparator, the loop is controlled by positive signal transitions and the duty factors of SIGIN and COMPIN are not important. The transfer characteristic of PC3, assuming ripple $(f_{\Gamma} = f_{i})$ is suppressed, is:

$$V_{DEMOUT} = \frac{V_{CC}}{2\pi} (\phi_{SIGIN} - \phi_{COMPIN})$$


where VDEMOUT is the demodulator output at pin 10; VDEMOUT = VPC3OUT (via low-pass


The phase comparator gain is: $\frac{V_{CC}}{V_{CC}}$ (V/r).

The average output from PC3, fed to the VCO via the low-pass filter and seen at the demodulator output at pin 10 (VDEMOUT), is the resultant of the phase differences of SIGIN and COMPIN as shown in Fig. 10. Typical waveforms for the PC3 loop locked at fo are shown in Fig. 11.

The phase-to-output response characteristic of PC3 (Fig. 10) differs from that of PC2 in that the phase angle between SIGIN and COMPIN varies between 0° and 360° and is 180° at the

centre frequency. Also PC3 gives a greater voltage swing than PC2 for input phase differences but as a consequence the ripple content of the VCO input signal is higher. The PLL lock range for this type of phase comparator and the capture range are dependent on the low-pass filter. With no signal present at SIGIN the VCO adjusts, via PC3, to its lowest frequency.





RECOMMENDED OPERATING CONDITIONS FOR 74HC/HCT

SYMBOL	PARAMETER		74HC			74HC	Γ	LINUT	COMPLETIONS
	TOTALLET	min.	typ.	max.	min.	typ.	max.	UNIT	CONDITIONS
Vcc	DC supply voltage	3.0	5.0	6.0	4.5	5.0	5.5	v	
vcc	DC supply voltage if VCO section is not used	2.0	5.0	6.0	4.5	5.0	5.5	v	
V _i	DC input voltage range	0		Vcc	0		Vcc	ν	
v _O	DC output voltage range	0		Vcc	0		Vcc	v	-
T _{amb}	operating ambient temperature range	-40		+85	- 40		+85	°C	see DC and AC
T _{amb}	operating ambient temperature range	-40		+125	- 40		+125	°C	CHARACTERISTICS
t _r , t _f	input rise and fall times (pin 5)		6.0	1000 500 400		6.0	500	ns	V _{CC} = 2.0 V V _{CC} = 4.5 V V _{CC} = 6.0 V

RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Voltages are referenced to GND (ground = 0 V)

SYMBOL	PARAMETER	MIN.	MAX.	UNIT	CONDITIONS
v _{cc}	DC supply voltage	-0.5	+7	v	
±11K	DC input diode current		20	mA	for $V_I < -0.5 \text{ V}$ or $V_I > V_{CC} + 0.5 \text{ V}$
±10K	DC output diode current	1	20	mA	for V _O < -0.5 V or V _O > V _{CC} + 0.5 V
±10	DC output source or sink current		25	mA	for -0.5 V < V _O < V _{CC} + 0.5 V
±ICC; ±IGND	DC V _{CC} or GND current		50	mA	
T _{stg}	storage temperature range	-65	+150	°C	
P _{tot}	power dissipation per package plastic DIL		750	mW	for temperature range: - 40 to +125 °C 74HC/HCT above +70 °C: derate linearly with 12 mW/K
	plastic mini-pack (SO)		500	mW	above +70 °C: derate linearly with 8 mW/K

Quiescent supply current

Voltages are referenced to GND (ground = 0 V)

					T _{amb} (°C)				TEST CONDITIONS		
SYMBOL	BOL PARAMETER				74H	С		V	OTHER			
STINBOL	PANAMETER	+25 -40 to +85 -40 to +	o +125	UNIT	V _{CC}	OTHER						
		min.	typ.	max.	min.	max.	min.	max.				
Icc	quiescent supply current (VCO disabled)			8.0		80.0		160.0	μΑ	6.0	pins 3, 5, and 14 at V _{CC} ; pin 9 at GND; I _I at pins 3 and 14 to be excluded	

Phase comparator section

Voltages are referenced to GND (ground = 0 V)

				7	r _{amb} (°C)		_		TEST CONDITIONS			
SYMBOL	PARAMETER				74H	С			UNIT	,,	,,	OTHER	
STWIBUL	FARAMETER		+25		-40 to +85 -40 to +12			o +125	Olari	V _{CC}	Vį	OTHER	
,		min.	typ.	max.	min.	max.	mɨn.	max.	1				
V _{1H}	DC coupled HIGH level input voltage SIGIN, COMPIN	1.5 3.15 4.2	1.2 2.4 3.2		1.5 3.15 4.2		1.5 3.15 4.2		v	2.0 4.5 6.0			
VIL	DC coupled LOW level input voltage SIG _{IN} , COMP _{IN}		0.8 2.1 2.8	0.5 1.35 1.8		0.5 1.35 1.8		0.5 1.35 1.8	v	2.0 4.5 6.0			
v _{OH}	HIGH level output voltage PCPOUT, PCnOUT	1.9 4.4 5.9	2.0 4.5 6.0		1.9 4.4 5.9		1.9 4.4 5.9		v	2.0 4.5 6.0	V _{IH} or V _{IL}	-1 _O = 20 μA -1 _O = 20 μA -1 _O = 20 μA	
v _{OH}	HIGH level output voltage PCPOUT, PCnOUT	3.98 5.48			3.84 5.34		3.7 5.2		v	4.5 6.0	V _{IH} or V _{IL}	- I _O = 4.0 mA - I _O = 5.2 mA	
V _{OL}	LOW level output voltage PCPOUT, PCnOUT		0 0 0	0.1 0.1 0.1		0.1 0.1 0.1		0.1 0.1 0.1	v	2.0 4.5 6.0	VIH or VIL	I _O = 20 μA I _O = 20 μA I _O = 20 μA	
V _{OL}	LOW level output voltage PCPOUT, PCnOUT		0.15 0.16	0,26 0.26		0.33 0.33		0.4 0.4	٧	4.5 6.0	V _{IH} or V _{IL}	I _O = 4.0 mA I _O = 5.2 mA	
±Iį	input leakage current SIG _{IN} , COMP _{IN}			3.0 7.0 18.0 30.0		4.0 9.0 23.0 38.0		5.0 11.0 27.0 45.0	μА	2.0 3.0 4.5 6.0	V _{CC} or GND		
±I _{OZ}	3-state OFF-state current PC2 _{OUT}			0.5		5.0		10.0	μΑ	6.0	V _{IH} or V _{IL}	VO = VCC or GND	
R _I	input resistance SIG _{IN} , COMP _{IN}		800 250 150						kΩ	3.0 4.5 6.0	point;	self-bias operating $\Delta V_{\parallel} = 0.5 \text{ V}$; gs 12, 13 and 14	

DC CHARACTERISTICS FOR 74HC (Cont'd) VCO section

Voltages are referenced to GND (ground = 0 V)

				_	T _{amb} ((°C)					TEST C	ONDITIONS
SYMBOL	PARAMETER				74H	С			1			
STINBOL	Tanameren		+25		-40	to +85	-40 to +125		UNIT	V _{CC}	VI	OTHER
		min.	typ.	max.	min.	max.	min.	max.	1			
V _{IH}	HIGH level input voltage INH	2.1 3.15 4.2	1.7 2.4 3.2		2.1 3.15 4.2		2.1 3.15 4.2		v	3.0 4.5 6.0		
V _{IL}	LOW level input voltage INH		1.3 2.1 2.8	0.9 1.35 1.8		0.9 1.35 1.8		0.9 1.35 1.8	v	3.0 4.5 6.0		
v _{он}	HIGH level output voltage VCOOUT	2.9 4.4 5.9	3.0 4.5 6.0		2.9 4.4 5.9		2.9 4.4 5.9		v	3.0 4.5 6.0	V _{IH} or V _{IL}	- I _O = 20 μA - I _O = 20 μA - I _O = 20 μA
V _{OH}	HIGH level output voltage VCOOUT	3.98 5.48	4.32 5.81		3.84 5.34		3.7 5.2		v	4.5 6.0	V _{IH} or V _{IL}	-I _O = 4.0 mA -I _O = 5.2 mA
VOL	LOW level output voltage VCOOUT		0 0 0	0.1 0.1 0.1		0.1 0.1 0.1		0.1 0.1 0.1	v	3.0 4.5 6.0	V _{IH} or V _{IL}	I _O = 20 μA I _O = 20 μA I _O = 20 μA
V _{OL}	LOW level output voltage VCOOUT		0.15 0.16	0.26 0.26		0.33 0.33		0.4 0.4	v	4.5 6.0	V _{IH} or V _{IL}	I _O = 4.0 mA I _O = 5.2 mA
V _{OL}	LOW level output voltage C1 _A , C1 _B			0.40 0.40		0.47 0.47		0.54 0.54	v	4.5 6.0	V _{IH} or V _{IL}	I _O = 4.0 mA I _O = 5.2 mA
±I ₁	input leakage current INH, VCO _{IN}			0.1		1.0		1.0	μΑ	6.0	V _{CC} or GND	
R1	resistor range	3.0 3.0 3.0		300 300					kΩ	3.0 4.5 6.0		note 1
R2	resistor range	3.0 3.0 3.0		300 300					kΩ	3.0 4.5 6.0		note 1
C1	capacitor range	40 40 40		no limit					pF	3.0 4.5 6.0		
VVCOIN	operating voltage range at VCO _{IN}	1,1 1,1 1,1		1.9 3.4 5.9					v	3.0 4.5 6.0		over the range specified for R1 for linearity see Figs 20 and 21.

Note

^{1.} The parallel value of R1 and R2 should be more than 2.7 k Ω . Optimum performance is achieved when R1 and/or R2 are/is > 10 k Ω .

Demodulator section

Voltages are referenced to GND (ground = 0 V)

				-	T _{amb} (°C)				TEST CONDITIONS		
					74H	C			UNIT	Vac	OTHER	
SYMBOL	MBOL PARAMETER	+25			-40 to +85		-40 to +125		ONIT	VCC	OTHER	
		min.	typ.	max.	min.	max.	min.	max.				
RS	resistor range	50 50 50		300 300					kΩ	3.0 4.5 6.0	at R _S $>$ 300 k Ω the leakage current can influence VDEMOUT	
V _{OFF}	offset voltage VCOIN to VDEMOUT		±30 ±20 ±10						mV	3.0 4.5 6.0	V _I = V _{VCOIN} = 1/2 V _{CC} ; values taken over R _S range see Fig. 15	
RD	dynamic output resistance at DEMOUT		25 25 25						Ω	3.0 4.5 6.0	V _{DEMOUT} = 1/2 V _{CC}	

Phase comparator section

GND = 0 V; $t_f = t_f = 6$ ns; $C_L = 50$ pF

				-	r _{amb} (°C)					TEST CONDITIONS
SYMBOL	DADAMETED				74H	C			UNIT		071150
STMBUL	PARAMETER	+25			-40 to +85		-40 t	o +125	UNII	V _{CC}	OTHER
		min.	typ.	max.	min.	max.	min.	max.			
^t PHL/ ^t PLH	propagation delay SIG _{IN} , COMP _{IN} to PC1 _{OUT}		63 23 18	200 40 34		250 50 43		300 60 51	ns	2.0 4.5 6.0	Fig. 16
^t PHL/ ^t PLH	propagation delay SIG _{IN} , COMP _{IN} to PCP _{OUT}		96 35 28	340 68 58		425 85 72		510 102 87	ns	2.0 4.5 6.0	Fig. 16
^t PHL [/] ^t PLH	propagation delay SIGIN, COMPIN to PC3 _{OUT}		77 28 22	270 54 46		340 68 58		405 81 69	ns	2.0 4.5 6.0	Fig. 16
^t PZH/ ^t PZL	3-state output enable time SIG _{IN} , COMP _{IN} to PC2 _{OUT}		83 30 24	280 56 48		350 70 60		420 84 71	ns	2.0 4.5 6.0	Fig. 17
t _{PHZ} / t _{PLZ}	3-state output disable time SIG _{IN} , COMP _{IN} to PC2 _{OUT}		99 36 29	325 65 55		405 81 69		490 98 83	ns	2.0 4.5 6.0	Fig. 17
^t THL/ ^t TLH	output transition time		19 7 6	75 15 13		95 19 16		110 22 19	ns	2.0 4.5 6.0	Fig. 16
V _{I (p-p)}	AC coupled input sensitivity (peak-to-peak value) at SIG _{IN} or COMP _{IN}		9 11 15 33						mV	2.0 3.0 4.5 6.0	f _i = 1 MHz

VCO section

 $\mathsf{GND} = \mathsf{0} \; \mathsf{V}; \, \mathsf{t_f} = \mathsf{t_f} = \mathsf{6} \; \mathsf{ns}; \, \mathsf{C_L} = \mathsf{50} \; \mathsf{pF}$

					r _{amb} (°C)					TEST CONDITIONS	
CVMDOL	YMBOL PARAMETER				74H	C			UNIT			
STIMBUL PARAMETER	+25			-40 to +85		-40 to +125		UNIT	VCC	OTHER		
	min.	typ.	max.	typ.	max.	min.	max.					
∆f/T	frequency stability with temperature change				0.20 0.15 0.14				%/K	3.0 4.5 6.0	$V_I = V_{VCOIN} = 1/2 V_{CC};$ R1 = 100 kΩ; R2 = ∞; C1 = 100 pF; see Fig. 18	
fo	VCO centre frequency (duty factor = 50%)	3.0 11.0 13.0							MHz	3.0 4.5 6.0	$V_{VCOIN} = 1/2 V_{CC}$; R1 = 3 kΩ; R2 = ∞; C1 = 40 pF; see Fig. 19	
∆f∨co	VCO frequency linearity		1.0 0.4 0.3						%	3.0 4.5 6.0	R1 = 100 kΩ; R2 = ∞; C1 = 100 pF; see Figs 20 and 21	
δvco	duty factor at VCO _{OUT}		50 50 50						%	3.0 4.5 6.0		

846

Quiescent supply current

Voltages are referenced to GND (ground = 0 V)

				-	r _{amb} (°C)				TEST CONDITIONS		
	YMBOL PARAMETER	74HCT								V	OTHER	
SYMBOL		+25			-40 to +85		-40 to +125		UNIT	VCC	Omen	
	min.	typ.	max.	min.	max.	min.	max.					
¹cc	quiescent supply current (VCO disabled)			8.0		80.0		160.0	μА	6.0	pins 3, 5 and 14 at V _{CC} ; pin 9 at GND; I _I at pins 3 and 14 to be excluded	
ΔICC	additional quiescent supply current per input pin for unit load coefficient is 1 (note 1) V _I = V _{CC} - 2.1 V		100	360		450		490	μΑ	4.5 to 5.5	pins 3 and 14 at V _{CC} ; pin 9 at GND; I ₁ at pins 3 and 14 to be excluded	

Note

^{1.} The value of additional quiescent supply current (ΔI_{CC}) for a unit load of 1 is given above. To determine ΔI_{CC} per input, multiply this value by the unit load coefficient shown in the table below.

INPUT	UNIT LOAD COEFFICIENT
INH	1.00

Phase comparator section

Voltages are referenced to GND (ground = 0 V)

					T _{amb} (°C)				TEST CONDITIONS			
	PARAMETER				74HC	т			UNIT	V	Ī.,	OTHER	
SYMBOL	PARAMETER	+25			-40 to +85		-40 to +125		UNII	VCC	Vi	OTHER	
		min.	typ.	max.	min.	max.	min.	max.]				
V _{IH}	DC coupled HIGH level input voltage SIGIN, COMPIN	3.15	2.4						V	4.5			
VIL	DC coupled LOW level input voltage SIG _{1N} , COMP _{1N}		2.1	1.35					v	4.5			
V _{OH}	HIGH level output voltage PCPOUT, PCnOUT	4.4	4.5		4.4		4.4		v	4.5	V _{IH} or V _{IL}	- I _O = 20 μA	
V _{OH}	HIGH level output voltage PCP _{OUT} , PC _{nOUT}	3.98	4.32		3.84		3.7		v	4.5	V _{IH} or V _{IL}	- I _O = 4.0 mA	
V _{OL}	LOW level output voltage PCPOUT, PCnOUT		0	0.1		0.1		0.1	v	4.5	V _{IH} or V _{IL}	ΙΟ = 20 μΑ	
V _{OL}	LOW level output voltage PCP _{OUT} , PC _{nOUT}		0.15	0.26		0.33		0.4	v	4.5	V _{IH} or V _{IL}	I _O = 4.0 mA	
±lį	input leakage current SIG _{IN} , COMP _{IN}		·	30		38		45	μА	5.5	V _{CC} or GND		
±loz	3-state OFF-state current PC2 _{OUT}			0.5		5.0		10.0	μА	5.5	VIH or VIL	V _O = V _{CC} or GND	
Rį	input resistance SIG _{IN} , COMP _{IN}		250						kΩ	4.5	point,	self-bias operation $\triangle V_1 = 0.5 \text{ V};$ gs 12, 13 and 14	

VCO section

Voltages are referenced to GND (ground = 0 V)

				T	amb (°C)				TEST CONDITIONS			
					74HC	т			UNIT	T V _{CC} V _I	٧.	OTHER	
SYMBOL	PARAMETER	+25			-40 to +85		-40 to +125		UNIT		VI	OTHEN	
		min.	typ.	max.	min.	max.	min.	max.					
V _{IH}	HIGH level input voltage INH	2.0	1.6		2.0		2.0		v	4.5 to 5.5			
VIL	LOW level input voltage INH		1.2	0.8		0.8		0.8	v	4.5 to 5.5			
Vон	HIGH level output voltage VCOOUT	4.4	4.5		4.4		4.4		v	4.5	VIH or VIL	- I _O = 20 μA	
Voн	HIGH level output voltage VCOOUT	3.98	4.32		3.84		3.7		v	4.5	V _{IH} or V _{IL}	- I _O = 4.0 mA	
VOL '	LOW level output voltage VCOOUT		0	0.1		0.1		0.1	V	4.5	V _{IH} or V _{IL}	Ι _Ο = 20 μΑ	
VOL	LOW level output voltage VCOOUT		0.15	0.26		0.33		0.4	V	4.5	V _{IH} or V _{IL}	I _O = 4.0 mA	
V _{OL}	LOW level output voltage C1 _A , C1 _B (test purposes only)			0.40		0.47		0.54	v	4.5	ot AIH	I _O = 4.0 mA	
±IĮ	input leakage current INH, VCO _{IN}			0.1		1.0		1.0	μА	5.5	V _{CC} or GND		
R1	resistor range	3.0		300					kΩ	4.5		note 1	
R2	resistor range	3.0		300	"				kΩ	4.5	Ì	note 1	
C1	capacitor range	40		no limit					pF	4.5			
Vvcoin	operating voltage range at VCOIN	1.1		3.4					V	4.5		over the range specified for R1; for linearity see Figs 20 and 21.	

Note

^{1.} The parallel value of R1 and R2 should be more than 2.7 k Ω . Optimum performance is achieved when R1 and/or R2 are/is > 10 k Ω .

Demodulator section

Voltages are referenced to GND (ground = 0 V)

					T _{amb} (°C)		TEST CONDITIONS				
SYMBOL	PARAMETER				74H0	T						
STINBUL	FARAMETER	+25			-40 to +85		-40 to +125		UNIT	V _{CC}	OTHER	
		min.	typ.	max.	min.	max.	min.	max.			I	
RS	resistor range	50		300					kΩ	4.5	at R _S $>$ 300 k Ω the leakage current can influence VDEMOUT	
V _{OFF}	offset voltage VCO _{IN} to V _{DEMOUT}		±20						mV	4.5	V _I = V _{VCOIN} = 1/2 V _{CC} ; values taken over R _S range see Fig. 15	
R _D	dynamic output resistance at DEMOUT		25						Ω	4.5	V _{DEMOUT} = 1/2 V _{CC}	

Phase comparator section

GND = 0 V; $t_{\Gamma} = t_{f} = 6$ ns; $C_{L} = 50$ pF


				7	r _{amb} (°C)				TEST CONDITIONS	
	_				74HC	T	UNIT	Vac	OTHER		
SYMBOL	PARAMETER	+25			-40 to +85		-40 to +125		Olari	VCC	OTHER
		min.	typ.	max.	min.	max.	min.	max.			
tPHL/	propagation delay SIGIN, COMPIN to PC1 _{OUT}		23	40		50		60	ns	4.5	Fig. 16
^t PHL [/] ^t PLH	propagation delay SIG _{IN} , COMP _{IN} to PCP _{OUT}		35	68		85		102	ns	4.5	Fig. 16
t _{PHL} / t _{PLH}	propagation delay SIG _{IN} , COMP _{IN} to PC3 _{OUT}		28	54		68		81	ns	4.5	Fig. 16
tPZH/	3-state output enable time SIG _{IN} , COMP _{IN} to PC2 _{OUT}		30	56		70		84	ns	4.5	Fig. 17
tPHZ/ TPLZ	3-state output disable time SIG _{IN} , COMP _{IN} to PC2 _{OUT}		36	65		81		98	ns	4.5	Fig. 17
t _{THL} / t _{TLH}	output transition time		7	15		19		22	ns	4.5	Fig. 16
V _{I (pp)}	AC coupled input sensitivity (peak-to-peak value) at SIGIN or COMPIN		15						mV	4.5	f _i = 1 MHz


VCO section


 $GND = 0 \ V; t_f = t_f = 6 \ ns; C_L = 50 \ pF$


				1	Γ _{amb} (°C)				TEST CONDITIO		
					74H0	T	UNIT	\ \ V	OTHER			
SYMBOL	PARAMETER		+25		40	to +85	-40 t	o +125	CIVIT	VCC	OTHER	
		min.	typ.	max.	typ.	max.	min.	max.				
Δf/T	frequency stability with temperature change				0.15				%/K	4.5	V _I = V _V COIN within recommended range; R1 = 100 kΩ; R2 = ∞; C1 = 100 pF; see Fig. 18b	
fo	VCO centre frequency (duty factor = 50%)	11.0	17.0						MHz	4.5	$V_{VCOIN} = 1/2 V_{CC};$ R1 = 3 k Ω ; R2 = ∞ ; C1 = 40 pF; see Fig. 19	
Δfvco	VCO frequency linearity		0.4						%	4.5	R1 = 100 kΩ; R2 = ∞; C1 = 100 pF; see Figs 20 and 21	
δvco	duty factor at VCOOUT		50						%	4.5		

FIGURE REFERENCES FOR DC CHARACTERISTICS











AC WAVEFORMS







Note to AC waveforms

(1) HC : $V_M = 50\%$; $V_{\frac{1}{2}} = GND$ to V_{CC} .


AC WAVE FORMS (Continued)







Note to Fig. 18 To obtain optimum temperature stability, C1 must be as small as possible but larger than $100 \ pF$.













Fig. 22 Power dissipation versus the value of R1: $C_L = 50 \text{ pF}$; $R2 = \infty$; $V_{COIN} = 1/2 V_{CC}$; $T_{amb} = 25 \,^{\circ}\text{C}$.



value of R2: $C_L = 50 \text{ pF}$; R1 = ∞ ; $V_{COIN} = \text{GND} = 0 \text{ V}$; $T_{amb} = 25 ^{\circ}\text{C}$.




Fig. 24 Typical dc power dissipation of demodulator sections as a function of Rs: R1 = R2 = ∞; T_{amb} = 25 °C; V_{VCOIN} = 1/2 V_{CC}.

APPLICATION INFORMATION

This information is a guide for the approximation of values of external components to be used with the 74HC/HCT4046A in a phase-lock-loop system.

References should be made to Figs 29, 30 and 31 as indicated in the table.

Values of the selected components should be within the following ranges:


R1 between 3 k Ω and 300 k Ω ; R2 between 3 k Ω and 300 k Ω ;

R1 + R2 parallel value $> 2.7 \text{ k}\Omega$; C1 greater than 40 pF.

SUBJECT	PHASE COMPARATOR	DESIGN CONSIDERATIONS								
		VCO frequency characteristic								
VCO frequency without extra offset	PC1, PC2 or PC3	With R2 = ∞ and R1 within the range 3 k Ω < R1 < 300 k Ω , the characteristics of the VCO operation will be as shown in Fig. 25. (Due to R1, C1 time constant a small offset remains when R2 = ∞ .)								
		7296651.1								
		f _{max}								
		1 _{min}								
		0.9 V 1/2 V _{CC} V _{CC} -0.9 V V _{CC} VCO _{IN} Fig. 25 Frequency characteristic of VCO operating without								
		offset: f _O = centre frequency; 2f _L = frequency lock range.								
	PC1	Selection of R1 and C1 Given f ₀ , determine the values of R1 and C1 using Fig. 29.								
	PC2 or PC3	Given f_{max} and f_{o} , determine the values of R1 and C1 using Fig. 29, use Fig. 31 t obtain 2f $_{\text{L}}$ and then use this to calculate f_{min} .								
VCO frequency with extra	PC1, PC2 or PC3	VCO frequency characteristic With R1 and R2 within the ranges 3 k Ω < R1 < 300 k Ω , 3 k Ω < R2 < 300 k Ω , the characteristics of the VCO operation will be as shown in Fig. 26.								
offset		¹vc0 7296052.1								
		f _{max}								
		2f L due to R ₁ ,C ₁								
		fmin								
		due to R ₂ ,C ₁								
		0.9 V 1/2 V _{CC} V _{CC} -0.9 V V _{CC}								
		Fig. 26 Frequency characteristic of VCO operating with offset: f_0 = centre frequency; $2f_L$ = frequency lock range.								
		Selection of R1, R2 and C1								
	PC1, PC2 or PC3	Given f_0 and f_L , determine the value of product R1C1 by using Fig. 31. Calculate f_{off} from the equation $f_{off} = f_0 - 1.6f_L$. Obtain the values of C1 and R2 by using Fig. 30. Calculate the value of R1 from the value of C1 and the product R1C1.								


SUBJECT	PHASE COMPARATOR	DESIGN CONSIDERATIONS								
PLL conditions	PC1	VCO adjusts to f_0 with $\phi_{DEMOUT} = 90^{\circ}$ and $V_{VCOIN} = 1/2 V_{CC}$ (see Fig. 6).								
with no signal at the SIG _{IN} input	PC2	VCO adjusts to f_0 with $\phi_{DEMOUT} = -360^{\circ}$ and $V_{VCOIN} = min.$ (see Fig. 8).								
	PC3	VCO adjusts to f_0 with $\phi_{DEMOUT} = -360^{\circ}$ and $V_{VCOIN} = min$. (see Fig. 10).								
PLL frequency capture range	PC1, PC2 or PC3	Loop filter component selection								
		INPUT C2 OUTPUT $ \begin{array}{ccccccccccccccccccccccccccccccccccc$								
,		A small capture range $(2f_c)$ is obtained if $2f_c \approx 1/\pi (\sqrt{2\pi f_L/\tau})$								
		Fig. 27 Simple loop filter for PLL without offset; R3 \geqslant 500 Ω .								
		(a) $\tau_1 = \text{R3} \times \text{C2}$; (b) amplitude characteristic (c) pole-zero diagram $\tau_2 = \text{R4} \times \text{C2}$; $\tau_3 = (\text{R3} + \text{R4}) \times \text{C2}$								
PLL locks on	PC1 or PC3	yes								
harmonics at centre frequency	PC2	no								
noise rejection at	PC1	high								
signal input	PC2 or PC3	low								
AC ripple content	PC1	$f_{\Gamma} = 2f_{i}$, large ripple content at $\phi_{DEMOUT} = 90^{\circ}$								
when PLL is locked	PC2	$f_r = f_i$, small ripple content at $\phi_{DEMOUT} = 0^\circ$								
	PC3	$f_r = f_i$, large ripple content at $\phi_{DEMOUT} = 180^\circ$								

APPLICATION INFORMATION (Continued)



Notes to Fig. 29


- 1. To obtain optimum VCO performance, C1 must be as small as possible but larger than 100 pF.
- 2. Interpolation for various values of R1 can be easily calculated because, a constant R1C1 product will produce almost the same VCO output frequency.



Notes to Fig. 30

- 1. To obtain optimum VCO performance, C1 must be as small as possible but larger than 100 pF.
- 2. Interpolation for various values of R2 can be easily calculated because, a constant R2C1 product will produce almost the same VCO output frequency.

APPLICATION INFORMATION (Continued)



PLL design example

The frequency synthesizer, used in the design example shown in Fig. 32, has the following parameters:

Output frequency: 2 MHz to 3 MHz

frequency steps : 100 kHz settling time : 1 ms

overshoot : < 20%

The open-loop gain is H (s) x G (s) =
$$K_D \times K_f \times K_O \times K_D$$
.

Where:

 K_p = phase comparator gain K_f = low-pass filter transfer gain

 $K_0 = K_y/s$ VCO gain

 $K_n = 1/n$ divider ratio

The programmable counter ratio K_{n} can be found as follows:

$$N_{min.} = \frac{f_{out}}{f_{step}} = \frac{2 \text{ MHz}}{100 \text{ kHz}} = 20$$

$$N_{\text{max.}} = \frac{f_{\text{out}}}{f_{\text{step}}} = \frac{3 \text{ MHz}}{100 \text{ kHz}} = 30$$

The VCO is set by the values of R1, R2 and C1, R2 = 10 k Ω (adjustable). The values can be determined using the

information in the section "DESIGN CONSIDERATIONS". With $f_0 = 2.5$ MHz and $f_L = 500$ kHz this

gives the following values (V_{CC} = 5.0 V):

 $R1 = 10 \text{ k}\Omega$ $R2 = 10 \text{ k}\Omega$

C1 = 500 pF

The VCO gain is:

$$K_V = \frac{2f_L \times 2 \times \pi}{0.9 - (V_{CC} - 0.9)} =$$

$$= \frac{1 \text{ MHz}}{3.2} \times 2\pi \approx 2 \times 10^6 \text{ r/s/V}$$

The gain of the phase comparator is:

$$K_p = \frac{V_{CC}}{4 \times \pi} = 0.4 \text{ V/r}.$$

The transfer gain of the filter is given by:

$$K_f = \frac{1 + \tau_2 s}{1 + (\tau_1 + \tau_2) s}$$

Where:

 τ_1 = R3C2 and τ_2 = R4C2.

The characteristics equation is:

$$1 + H(s) \times G(s) = 0.$$

This results in:

$$s^{2} + \frac{1 + K_{p} \times K_{v} \times K_{n} \times \tau_{2}}{(\tau_{1} + \tau_{2})} s + \frac{K_{p} \times K_{v} \times K_{n}}{(\tau_{1} + \tau_{2})} = 0.$$

The natural frequency ω_{n} is defined as

$$\omega_{n} = \sqrt{\frac{K_{p} \times K_{v} \times K_{n}}{(\tau_{1} + \tau_{2})}}.$$

and the damping value ξ is defined as follows:

$$\zeta = \frac{1}{2\omega_n} \times \frac{1 + K_p \times K_v \times K_n \times \tau_2}{(\tau_1 + \tau_2)}.$$

In Fig. 33 the output frequency response to a step of input frequency is shown.

The overshoot and settling time percentages are now used to determine $\omega_{n}.$ From Fig. 33 it can be seen that the damping ratio $\zeta=0.45$ will produce an overshoot of less than 20% and settle to within 5% at $\omega_{n}t=5.$ The required settling time is 1 ms. This results in:

$$\omega_n = \frac{5}{t} = \frac{5}{0.001} = 5 \times 10^3 \text{ r/s}.$$

Rewriting the equation for natural frequency results in:

$$\{\tau_1 + \tau_2\} = \frac{K_p \times K_v \times K_n}{\omega_n^2}$$

The maximum overshoot occurs at N_{max}:


$$(\tau_1 + \tau_2) = \frac{0.4 \times 2 \times 10^6}{5000^2 \times 30} = 0.0011 \text{ s.}$$

When C2 = 470 nF, then

R4 =
$$\frac{(\tau_1 + \tau_2) \times 2 \times \omega_n \times \zeta - 1}{K_p \times K_v \times K_n \times C2}$$
 = 315 Ω

now R3 can be calculated:


$$R3 = \frac{\tau_1}{C2} - R4 = 2 k\Omega.$$



Note

For an extensive description and application example please refer to application note ordering number 9398 649 90011. Also available a computer design program for PLL's ordering number 9398 961 10061.

APPLICATION INFORMATION (Continued)



Since the output frequency is proportional to the VCO control voltage, the PLL frequency response can be observed with an oscilloscope by monitoring pin 9 of the VCO. The average frequency response, as calculated by the Laplace method, is found experimentally by smoothing this voltage at pin 9 with a simple RC filter, whose time constant is long compared to the phase detector sampling rate but short compared to the PLL response time.

