DISTINCTIVE CHARACTERISTICS

- SMD/DESC qualified
- · Both Binary and BCD counting
- Single +5-V supply
- Three independent 16-bit counters


- DC to 5 MHz
- · Programmable counter modes
- Bus-oriented I/O

GENERAL DESCRIPTION

The 8253 is a programmable counter/timer chip designed for use with 8080A/8085A microprocessors. It uses NMOS technology with a single +5-V supply and is a direct replacement for Intel's 8253/8253-5.

Each device is organized as three independent 16-bit counters, each counter having a rate of up to 5 MHz. All modes of operation are software-programmable. For improved performance devices, see the Am9513A System Timing Controller.

BLOCK DIAGRAM




Power { +5 V Supplies { GND

Publication # Rev. Amendment B /0
Issue Date: November 1987

3-44





Note: Pin 1 is marked for orientation.

MILITARY ORDERING INFORMATION


Standard Military Drawing (SMD)/DESC Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. Standard Military Drawing (SMD)/DESC products are fully compliant with MIL-STD-883C requirements. The order number (Valid Combination) for SMD/DESC products is formed by a combination of: a. Military Drawing Part Number

b. Device Type

c. Case Outline

d. Lead Finish



5962-87520 Programmable Interval Timer

Valid Combinations 5962-8752001 JX

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check for newly released valid combinations.

Group A Tests


Group A tests consist of Subgroups 1, 2, 3, 7, 8, 9, 10, 11.

MILITARY ORDERING INFORMATION (Cont'd.)

APL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. The order number (Valid Combination) for APL products is formed by a combination of: **a. Device Number**

- b. Speed Option (if applicable)
- c. Device Class
- d. Package Type
- e. Lead Finish



Valid Combinations

Programmable Interval Timer

/BJA

Group A Tests Group A Tests consist of Subgroups 1, 2, 3, 7, 8, 9, 10, 11.

8253-5

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check for newly released valid combinations.

ABSOLUTE MAXIMUM RATINGS

Storage Temperature65	to	± 150°0	
Voltage On Any Pin		1 100 (۰
with Respect to Ground0.5	tο	+70 \	١.
Power Dissipation	•••	1 14	

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

OPERATING RANGES

Military (M) Devices	
Temperature (T _C)55 to 12	5°C
Supply Voltage (V _{CC})5 V ±1	0%

Operating ranges define those limits between which the functionality of the device is guaranteed.

DC CHARACTERISTICS over operating range (for SMD/DESC and APL Products, Group A, Subgroups 1, 2, 3 are tested unless otherwise noted)


Parameter Symbol	Parameter		8253-5		8253		
	Description	Test Conditions	Min.	Max.	Min.	Max.	Unit
V _{IL}	Input LOW Voltage	V _{CC} = 5 V ±10%	5* a	No.	5*	.7	
VIH	Input HIGH Voltage	V _{CC} = 5 V ± 10%	2.4	V _{CC} + .5 V*	2.2	V _{CC} + .5 V*	<u>v</u>
V _{OL}	Output LOW Voltage	I _{OL} = 1.6 mA, V _{CC} = 5 V ± 10%	4	0.45		0.45	V
V _{OH}	Output HIGH Voltage	$I_{OH} = -150 \mu A$, $V_{CC} = 5 V \pm 10\%$	2		2.4		v
lir.	Input Load Current	V _{IN} = V _{CC} to 6		±20		±20	μΑ
IOFL	Output Float Leakage	VOUT = C V,		± 20		±20	μΑ
lcc	V _{CC} Supply Current	Vc. V., Out, U.S.O. Daded Static (Note 1)		140		140	mA

CAPACITANCE TC = 25°C C C C = 0 V

Parameter Symbol	Parame Description	Test Conditions	Min.	Тур.	Max.	Unit
CIN +	Input Capacitance	f _C = 1 MHz		. , , .		
C _{I/O} †	I/O Capacitance	Unmeasured pins returned to Vss	 		20 *	pF pF

*Guaranteed by design; not tested. †Not included in Group A tests.

SWITCHING TEST WAVEFORM



Input

See Section 6 of the MOS Microprocessors and Peripherals Data Book (Order #09067A) for Thermal Characteristics information.

SWITCHING CHARACTERISTICS over operating range (for SMD/DESC and APL Products, Group A, Subgroups 9, 10, 11 are tested unless otherwise noted) (Note 2)

Baramatar	Parameter	8253		8253-5				
Parameter No. Symbol		Description	Min.	Max.	Min.	Max.	Unit	
READ C'	YCLE							
1	t _{AR}	Address Stable Before READ	50		30		ns	
2	t _{RA}	Address Hold Time for READ	5		5	1	ns	
3	t _{RR}	READ Pulse Width	400		300	1	ns	
4	t _{RD} (Note 3)	Data Delay from READ	AS .	1900		200	ns	
5	t _{DF}	READ to Data Floating	25	7	25	100	ns	
6	t _{RV}	Recovery Time Between READ and Any Other Control Signal	A Contract of	Care of the Care o	1		μs	
WRITE C	YCLE		18 10					
7	taw	Address Stable Before WRITE	50		30		ns	
8	twa	Address Hold Time for WRITE	30		30		ns	
9	tww	WRITE Pulse Width	400		300		ns	
10	t _{DW}	Data Setup Time for WRITE	300		250		ns	
11	t _{WD}	Data Hold Time for WRITE	40		30		ns	
12	t _{RV}	Recovery Time Between RITE of Any Other Control Signal	1		1		μs	
CLOCK A	AND GATE TIMIN	G (Note 2)		•		•		
13	t _{CLK}	Clock Period	380	DC	380	DC	ns	
14	tpwH	HIGH Pulse Width	230		230		ns	
15	tpwL	LOW LIST Wide	150		150		ns	
16	tgw	Garly William MiGH	150		150		ns	
17	tGL	agit Whith LOW	100		100		ns	
18	tgs	nie Setup Time to CLKt	100		100		ns	
19	tgн	Gate Hold Time After CLK1	55		55		ns	
20	t _{OD} (Note 3)	Output Delay from CLK:		400		400	ns	
21	topg (Note 3)	Output Delay from Gate:	I	300		300	ns	

Notes: 1. I_{CC} is measured in a static condition with no output loads applied. 2. Test Conditions: $V_{CC}=5$ V $\pm 10\%$ $V_{LL}=0.45$ V, $V_{LH}=2.4$ V $V_{CL}=0.8$ V, $V_{CH}=2.2$ V $V_{CL}=0.8$ V, $V_{CH}=2.2$ V $V_{CL}=1.6$ mA, $I_{CH}=150$ μA 3. Test Condition: $I_{CL}=100$ pF ± 20 pF.