

# 8253

Programmable Interval Timer  
iAPX86 Family  
MILITARY INFORMATION

8253

## DISTINCTIVE CHARACTERISTICS


- SMD/DESC qualified
- Both Binary and BCD counting
- Single +5-V supply
- Three independent 16-bit counters
- DC to 5 MHz
- Programmable counter modes
- Bus-oriented I/O

## GENERAL DESCRIPTION

The 8253 is a programmable counter/timer chip designed for use with 8080A/8085A microprocessors. It uses NMOS technology with a single +5-V supply and is a direct replacement for Intel's 8253/8253-5.

Each device is organized as three independent 16-bit counters, each counter having a rate of up to 5 MHz. All modes of operation are software-programmable. For improved performance devices, see the Am9513A System Timing Controller.

## BLOCK DIAGRAM




BD003760

Power { +5 V  
Supplies { GND

Publication #	Rev.	Amendment
07935	B	/0
Issue Date: November 1987		

## CONNECTION DIAGRAM Top View



Note: Pin 1 is marked for orientation.

## MILITARY ORDERING INFORMATION

### Standard Military Drawing (SMD)/DESC Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. Standard Military Drawing (SMD)/DESC products are fully compliant with MIL-STD-883C requirements. The order number (Valid Combination) for SMD/DESC products is formed by a combination of: **a. Military Drawing Part Number**

**b. Device Type**

**c. Case Outline**

**d. Lead Finish**

5962-87520

01

J

X

**d. LEAD FINISH**

X = Any Lead Finish Acceptable

**c. CASE OUTLINE**

J = 24-Pin Ceramic DIP (CD 024)

**b. MILITARY DEVICE TYPE**

01 = 2.6 MHz;  $t_{RD} = 300$  ns (8253)

03 = 2.6 MHz;  $t_{RD} = 200$  ns (8253-5)

**a. MILITARY DRAWING NO./DESCRIPTION**

5962-87520

Programmable Interval Timer

### Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check for newly released valid combinations.

Valid Combinations	
5962-8752001	JX
5962-8752003	

### Group A Tests

Group A tests consist of Subgroups


1, 2, 3, 7, 8, 9, 10, 11.

# MILITARY ORDERING INFORMATION (Cont'd.)

## APL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. The order number (Valid Combination) for APL products is formed by a combination of:

- a. **Device Number**
- b. **Speed Option** (if applicable)
- c. **Device Class**
- d. **Package Type**
- e. **Lead Finish**



Valid Combinations	
8253	/BJA
8253-5	

### Group A Tests

Group A Tests consist of Subgroups  
1, 2, 3, 7, 8, 9, 10, 11.

### Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check for newly released valid combinations.

**ABSOLUTE MAXIMUM RATINGS**

Storage Temperature ..... -65 to +150°C  
 Voltage On Any Pin  
     with Respect to Ground ..... -0.5 to +7.0 V  
 Power Dissipation ..... 1 W

Stresses above those listed under **ABSOLUTE MAXIMUM RATINGS** may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

**OPERATING RANGES**

Military (M) Devices  
 Temperature (T<sub>C</sub>) ..... -55 to 125°C  
 Supply Voltage (V<sub>CC</sub>) ..... 5 V ±10%

Operating ranges define those limits between which the functionality of the device is guaranteed.

**DC CHARACTERISTICS** over operating range (for SMD/DESC and APL Products, Group A, Subgroups 1, 2, 3 are tested unless otherwise noted)

Parameter Symbol	Parameter Description	Test Conditions	8253-5		8253		Unit
			Min.	Max.	Min.	Max.	
V <sub>IL</sub>	Input LOW Voltage	V <sub>CC</sub> = 5 V ±10%	-.5*		-.5*	.7	V
V <sub>IH</sub>	Input HIGH Voltage	V <sub>CC</sub> = 5 V ±10%	2.4	V <sub>CC</sub> + .5 V*	2.2	V <sub>CC</sub> + .5 V*	V
V <sub>OL</sub>	Output LOW Voltage	I <sub>OL</sub> = 1.6 mA, V <sub>CC</sub> = 5 V ±10%		0.45		0.45	V
V <sub>OH</sub>	Output HIGH Voltage	I <sub>OH</sub> = -150 μA, V <sub>CC</sub> = 5 V ±10%	2.4		2.4		V
I <sub>IL</sub>	Input Load Current	V <sub>IN</sub> = V <sub>CC</sub> to 0 V <sub>CC</sub> = Max.		±20		±20	μA
I <sub>OFL</sub>	Output Float Leakage	V <sub>OUT</sub> = V <sub>CC</sub> to 0 V, V <sub>CC</sub> = Max.		±20		±20	μA
I <sub>CC</sub>	V <sub>CC</sub> Supply Current	V <sub>CC</sub> = Max., Output unloaded Static (Note 1)		140		140	mA

**CAPACITANCE** T<sub>C</sub> = 25°C, V<sub>CC</sub> = 5 V, V<sub>IN</sub> = 0 V

Parameter Symbol	Parameter Description	Test Conditions	Min.	Typ.	Max.	Unit
C <sub>IN</sub> †	Input Capacitance	I <sub>C</sub> = 1 MHz			10*	pF
C <sub>I/O</sub> †	I/O Capacitance	Unmeasured pins returned to V <sub>SS</sub>			20*	pF

\*Guaranteed by design; not tested.

†Not included in Group A tests.

**SWITCHING TEST WAVEFORM**

WF006951

Input

**SWITCHING CHARACTERISTICS** over operating range (for SMD/DESC and APL Products, Group A, Subgroups 9, 10, 11 are tested unless otherwise noted) (Note 2)

No.	Parameter Symbol	Parameter Description	8253		8253-5		Unit
			Min.	Max.	Min.	Max.	
READ CYCLE							
1	tAR	Address Stable Before READ	50		30		ns
2	tRA	Address Hold Time for READ	5		5		ns
3	tRR	READ Pulse Width	400		300		ns
4	tRD (Note 3)	Data Delay from READ		800		200	ns
5	tDF	READ to Data Floating	25	105	25	100	ns
6	tRV	Recovery Time Between READ and Any Other Control Signal	1		1		μs
WRITE CYCLE							
7	tAW	Address Stable Before WRITE	50		30		ns
8	tWA	Address Hold Time for WRITE	30		30		ns
9	tWW	WRITE Pulse Width	400		300		ns
10	tDW	Data Setup Time for WRITE	300		250		ns
11	tWD	Data Hold Time for WRITE	40		30		ns
12	tRV	Recovery Time Between WRITE and Any Other Control Signal	1		1		μs
CLOCK AND GATE TIMING (Note 2)							
13	tCLK	Clock Period	380	DC	380	DC	ns
14	tPWH	HIGH Pulse Width	230		230		ns
15	tPWL	LOW Pulse Width	150		150		ns
16	tGW	Gate Width HIGH	150		150		ns
17	tGL	Gate Width LOW	100		100		ns
18	tGS	Gate Setup Time to CLK <sub>1</sub>	100		100		ns
19	tGH	Gate Hold Time After CLK <sub>1</sub>	55		55		ns
20	tOD (Note 3)	Output Delay from CLK <sub>1</sub>		400		400	ns
21	tODG (Note 3)	Output Delay from Gate <sub>1</sub>		300		300	ns

Notes: 1. I<sub>CC</sub> is measured in a static condition with no output loads applied.

2. Test Conditions: V<sub>CC</sub> = 5 V ± 10%  
V<sub>IL</sub> = 0.45 V, V<sub>IH</sub> = 2.4 V  
V<sub>OL</sub> = 0.8 V, V<sub>OH</sub> = 2.2 V  
I<sub>OL</sub> = 1.6 mA, I<sub>OH</sub> = 150 μA

3. Test Condition: C<sub>L</sub> = 100 pF ± 20 pF.