# **Power MOSFET** -6.0 Amps, -20 Volts

P-Channel SOT-223

# **Features**

- Low R<sub>DS(on)</sub>
- Logic Level Gate Drive
- Diode Exhibits High Speed, Soft Recovery
- Avalanche Energy Specified

# **Typical Applications**

• Power Management in Portables and Battery-Powered Products, i.e.: Cellular and Cordless Telephones and PCMCIA Cards

# **MAXIMUM RATINGS** ( $T_J = 25^{\circ}C$ unless otherwise noted)

Rating	Symbol	Value	Unit
Drain-to-Source Voltage	V <sub>DSS</sub>	-20	Vdc
Gate-to-Source Voltage	V <sub>GS</sub>	±8.0	Vdc
Drain Current (Note 1)  - Continuous @ T <sub>A</sub> = 25°C  - Continuous @ T <sub>A</sub> = 70°C  - Single Pulse (t <sub>p</sub> = 10 μs)	I <sub>D</sub> I <sub>D</sub> I <sub>DM</sub>	-10 -8.4 -35	Adc Apk
Total Power Dissipation @ T <sub>A</sub> = 25°C	P <sub>D</sub>	8.3	W
Operating and Storage Temperature Range	T <sub>J</sub> , T <sub>stg</sub>	-55 to +150	°C
Single Pulse Drain–to–Source Avalanche Energy – Starting $T_J = 25^{\circ}C$ ( $V_{DD} = -20$ Vdc, $V_{GS} = -5.0$ Vdc, $I_{L(pk)} = -10$ A, L = 3.0 mH, $R_G = 25\Omega$ )	E <sub>AS</sub>	150	mJ
Thermal Resistance  - Junction to Lead (Note 1)  - Junction to Ambient (Note 2)  - Junction to Ambient (Note 3)	$R_{ heta JL} \ R_{ heta JA} \ R_{ heta JA}$	15 71.4 160	°C/W
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 10 seconds	TL	260	°C

- 1. Steady State.
- 2. When surface mounted to an FR4 board using 1" pad size,
- (Cu. Area 1.127 in²), Steady State.

  3. When surface mounted to an FR4 board using minimum recommended pad size, (Cu. Area 0.412 in<sup>2</sup>), Steady State.




# ON Semiconductor®

http://onsemi.com

-6.0 AMPERES -20 VOLTS  $R_{DS(on)} = 44 \text{ m}\Omega \text{ (Typ.)}$ 

# P-Channel



#### **MARKING DIAGRAM**



SOT-223 CASE 318E STYLE 3




WW

= Assembly Location

6P02

= Work Week = Device Code

# **PIN ASSIGNMENT**



# **ORDERING INFORMATION**


Device	Package	Shipping
NTF6P02T3	SOT-223	4000/Tape & Reel

# **ELECTRICAL CHARACTERISTICS** (T<sub>1</sub> = 25°C unless otherwise noted)

Characteristic		Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS			71	1		
Drain-to-Source Breakdown Volta	ge (Note 4)	V <sub>(BR)DSS</sub>				Vdc
$(V_{GS} = 0 \text{ Vdc}, I_D = -250 \mu Adc)$		(BR)000	-20	-25	_	
Temperature Coefficient (Positive)			-	-11	-	mV/°C
Zero Gate Voltage Drain Current $(V_{DS} = -20 \text{ Vdc}, V_{GS} = 0 \text{ Vdc})$		I <sub>DSS</sub>	_	_	-1.0	μAdc
$(V_{DS} = -20 \text{ Vdc}, V_{GS} = 0 \text{ Vdc})$ $(V_{DS} = -20 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, T_{J} = 125^{\circ}\text{C})$			_	_	-10	
Gate–Body Leakage Current (V <sub>GS</sub> = ± 8.0 Vdc, V <sub>DS</sub> = 0 Vdc)		I <sub>GSS</sub>	_	_	± 100	nAdc
ON CHARACTERISTICS (Note 4	1)					
Gate Threshold Voltage (Note 4)		V <sub>GS(th)</sub>				Vdc
$(V_{DS} = V_{GS}, I_D = -250 \mu Adc)$ Threshold Temperature Coefficient (Negative)			-0.4 -	-0.7 2.6	-1.0 -	mV/°C
Static Drain-to-Source On-Resistance (Note 4)		R <sub>DS(on)</sub>				mΩ
$(V_{GS} = -4.5 \text{ Vdc}, I_D = -6.0 \text{ Adc})$		20(011)	_	44	50	
$(V_{GS} = -2.5 \text{ Vdc}, I_D = -4.0 \text{ Adc})$ $(V_{GS} = -2.5 \text{ Vdc}, I_D = -3.0 \text{ Adc})$	(V <sub>GS</sub> = -2.5 Vdc, I <sub>D</sub> = -4.0 Adc) (V <sub>GS</sub> = -2.5 Vdc, I <sub>D</sub> = -3.0 Adc)		_	57 57	70 –	
Forward Transconductance (Note	4) $(V_{DS} = -10 \text{ Vdc}, I_{D} = -6.0 \text{ Adc})$	9 <sub>fs</sub>	_	12	_	Mhos
OYNAMIC CHARACTERISTICS		<u> </u>	l	1	1	1
Input Capacitance	$(V_{DS} = -16 \text{ Vdc}, V_{GS} = 0 \text{ V},$	C <sub>iss</sub>	_	900	1200	pF
Output Capacitance	f = 1.0 MHz)	C <sub>oss</sub>	_	350	500	Pi
Transfer Capacitance	-	C <sub>rss</sub>	_	90	150	
Input Capacitance	(V <sub>DS</sub> = -10 Vdc, V <sub>GS</sub> = 0 V,	C <sub>iss</sub>	_	940	_	pF
Output Capacitance	f = 1.0 MHz)	C <sub>oss</sub>	_	410	_	
Transfer Capacitance	-	C <sub>rss</sub>	_	110	_	
SWITCHING CHARACTERISTI	<b>CS</b> (Note 5)	100			1	
Turn-On Delay Time	$(V_{DD} = -5.0 \text{ Vdc}, I_{D} = -1.0 \text{ Adc},$	t <sub>d(on)</sub>	_	7.0	12	ns
Rise Time	$V_{GS} = -4.5 \text{ Vdc},$	t <sub>r</sub>	_	25	45	1
Turn-Off Delay Time	$R_G = 6.0 \Omega$ )	t <sub>d(off)</sub>	_	75	125	
Fall Time	-	t <sub>f</sub>	_	50	85	
Turn-On Delay Time	$(V_{DD} = -16 \text{ Vdc}, I_D = -6.0 \text{ Adc},$	t <sub>d(on)</sub>	_	8.0	_	ns
Rise Time	$V_{GS} = -4.5 \text{ Vdc},$	t <sub>r</sub>	_	30	_	
Turn-Off Delay Time	$R_G = 2.5 \Omega$	t <sub>d(off)</sub>	_	60	_	
Fall Time	-	t <sub>f</sub>	_	60	_	
Gate Charge	$(V_{DS} = -16 \text{ Vdc}, I_{D} = -6.0 \text{ Adc},$	Q <sub>T</sub>	_	15	20	nC
out of the go	$V_{GS} = -4.5 \text{ Vdc}$ ) (Note 4)	Q <sub>gs</sub>	_	1.7	_	
		Q <sub>gd</sub>	_	6.0	_	
SOURCE-DRAIN DIODE CHAF	RACTERISTICS	94	1	1	1	1
Forward On–Voltage (I <sub>S</sub> = -	$(I_S = -3.0 \text{ Adc}, V_{GS} = 0 \text{ Vdc}) \text{ (Note 4)}$	V <sub>SD</sub>	_	-0.82	-1.2	Vdc
	$(I_S = -2.1 \text{ Adc}, V_{GS} = 0 \text{ Vdc})$	- 30	-	-0.74	_	
	$(I_S = -3.0 \text{ Adc}, V_{GS} = 0 \text{ Vdc}, T_J = 125^{\circ}\text{C})$		_	-0.68	-	
Reverse Recovery Time	$(I_S = -3.0 \text{ Adc}, V_{GS} = 0 \text{ Vdc}, \\ dI_S/dt = 100 \text{ A/}\mu\text{s}) \text{ (Note 4)}$	t <sub>rr</sub>	_	42	-	ns
		t <sub>a</sub>	_	17	-	-
			_	25	_	
Reverse Recovery Stored Charge		$Q_{RR}$	_	0.036	_	μС

Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2.0%.
 Switching characteristics are independent of operating junction temperatures.

# TYPICAL ELECTRICAL CHARACTERISTICS



http://onsemi.com

Figure 5. On-Resistance Variation with

**Temperature** 

Figure 6. Drain-to-Source Leakage Current

versus Voltage

# TYPICAL ELECTRICAL CHARACTERISTICS




Figure 7. Capacitance Variation

Figure 8. Gate-to-Source and Drain-to-Source Voltage versus Total Charge




Figure 9. Resistive Switching Time Variation versus Gate Resistance




Figure 10. Diode Forward Voltage versus Current

# TYPICAL ELECTRICAL CHARACTERISTICS





Figure 11. FET Thermal Response

# INFORMATION FOR USING THE SOT-223 SURFACE MOUNT PACKAGE

# MINIMUM RECOMMENDED FOOTPRINT FOR SURFACE MOUNTED APPLICATIONS

Surface mount board layout is a critical portion of the total design. The footprint for the semiconductor packages must be the correct size to insure proper solder connection

interface between the board and the package. With the correct pad geometry, the packages will self align when subjected to a solder reflow process.



#### TYPICAL SOLDER HEATING PROFILE

For any given circuit board, there will be a group of control settings that will give the desired heat pattern. The operator must set temperatures for several heating zones and a figure for belt speed. Taken together, these control settings make up a heating "profile" for that particular circuit board. On machines controlled by a computer, the computer remembers these profiles from one operating session to the next. Figure 12 shows a typical heating profile for use when soldering a surface mount device to a printed circuit board. This profile will vary among soldering systems, but it is a good starting point. Factors that can affect the profile include the type of soldering system in use, density and types of components on the board, type of solder used, and the type of board or substrate material being used. This profile shows

temperature versus time. The line on the graph shows the actual temperature that might be experienced on the surface of a test board at or near a central solder joint. The two profiles are based on a high density and a low density board. The Vitronics SMD310 convection/infrared reflow soldering system was used to generate this profile. The type of solder used was 62/36/2 Tin Lead Silver with a melting point between 177–189°C. When this type of furnace is used for solder reflow work, the circuit boards and solder joints tend to heat first. The components on the board are then heated by conduction. The circuit board, because it has a large surface area, absorbs the thermal energy more efficiently, then distributes this energy to the components. Because of this effect, the main body of a component may be up to 30 degrees cooler than the adjacent solder joints.






Figure 12. Typical Solder Heating Profile

# **PACKAGE DIMENSIONS**

# SOT-223 (TO-261)

CASE 318E-04 ISSUE K





#### NOTES:

- 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. 2. CONTROLLING DIMENSION: INCH.

	INCHES		MILLIMETERS	
DIM	MIN	MAX	MIN	MAX
Α	0.249	0.263	6.30	6.70
В	0.130	0.145	3.30	3.70
С	0.060	0.068	1.50	1.75
D	0.024	0.035	0.60	0.89
F	0.115	0.126	2.90	3.20
G	0.087	0.094	2.20	2.40
Н	0.0008	0.0040	0.020	0.100
J	0.009	0.014	0.24	0.35
K	0.060	0.078	1.50	2.00
L	0.033	0.041	0.85	1.05
M	0 °	10 °	0 °	10 °
S	0.264	0.287	6.70	7.30

- STYLE 3:
  PIN 1. GATE
  2. DRAIN
  3. SOURCE
  4. DRAIN

ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer.

#### PUBLICATION ORDERING INFORMATION

# Literature Fulfillment:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA

**Phone:** 303–675–2175 or 800–344–3860 Toll Free USA/Canada **Fax:** 303–675–2176 or 800–344–3867 Toll Free USA/Canada

Email: ONlit@hibbertco.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

**JAPAN**: ON Semiconductor, Japan Customer Focus Center 2–9–1 Kamimeguro, Meguro–ku, Tokyo, Japan 153–0051

Phone: 81–3–5773–3850 Email: r14525@onsemi.com

ON Semiconductor Website: http://onsemi.com

For additional information, please contact your local

Sales Representative.