

Infineon® LITIX™ Power

Multitopology LITIX™ Power DC/DC Controller IC

TLD5097EL

Infineon® LITIX™ Power

Multitopology LITIX™ Power DC/DC Controller IC

Data Sheet

Revision 1.0

2015-03-12

Automotive Power

Table of Contents

	Table of Contents	2
1	Overview	3
2	Block Diagram	4
3	Pin Configuration	5
3.1	Pin Assignment	5
3.2	Pin Definitions and Functions	5
4	General Product Characteristics	7
4.1	Absolute Maximum Ratings	7
4.2	Functional Range	9
4.3	Thermal Resistance	10
5	Switching Regulator	11
5.1	Description	11
5.2	Electrical Characteristics	12
6	Oscillator and Synchronisation	14
6.1	Description	14
6.2	Electrical Characteristics	15
6.3	Typical Performance Characteristics of Oscillator	16
7	Enable and Dimming Function	17
7.1	Electrical Characteristics	18
8	Linear Regulator	20
8.1	Electrical Characteristics	21
9	Protection and Diagnostic Functions	22
9.1	Description	22
9.2	Electrical Characteristics	26
10	Analog Dimming	27
10.1	Purpose of Analog Dimming	27
10.2	Description	27
10.3	Electrical Characteristics	31
11	Application Information	32
11.1	Further Application Information	38
12	Package Outlines	39

TLD5097EL

Infineon® LITIX™ Power



1 Overview

- Wide Input Voltage Range from 4.5 V to 45 V
- Constant Current or Constant Voltage Regulation
- Drives LEDs in Boost, Buck, Buck-Boost, SEPIC and Flyback Topology
- Very Low Shutdown Current: $I_{q_OFF} < 10 \mu A$
- Flexible Switching Frequency Range, 100 kHz to 500 kHz
- Synchronization with external clock source
- PWM Dimming
- Analog Dimming feature to adjust average LED current
- Internal 5 V Low Drop Out Voltage Regulator
- Open Circuit Detection
- Output Overvoltage Protection
- Internal Soft Start
- Over Temperature Shutdown
- Wide LED current range via simple adaptation of external components
- 300mV High Side Current Sense to ensure highest flexibility and LED current accuracy
- Available in a small thermally enhanced PG-SSOP-14 package
- Automotive AEC Qualified
- Green Product (RoHS) Compliant



PG-SSOP-14

Description

The TLD5097EL is a LED boost controller with built in protection features. The main function of this device is to regulate a constant LED current. The constant current regulation is especially beneficial for LED color accuracy and longer lifetime. The controller concept of the TLD5097EL allows multiple configurations such as Boost, Buck, Buck-Boost, SEPIC and Flyback by simply adjusting the external components. The TLD5097EL offers the most flexible dimming options. Dimming can be achieved with analog or PWM input. The switching frequency is adjustable in the range of 100 kHz to 500 kHz and can be synchronized to an external clock source. The TLD5097EL features an enable function reducing the shut-down current consumption to $I_{q_OFF} < 10 \mu A$. The current mode regulation scheme of this device provides a stable regulation loop maintained by small external compensation components. The integrated soft start feature limits the current peak as well as voltage overshoot at start-up. This IC is suited for use in the harsh automotive environments and provides output overvoltage protection and device overtemperature shutdown.

Application

- Automotive Exterior and Interior Lighting

Type	Package	Marking
TLD5097EL	PG-SSOP-14	TLD5097

Block Diagram

2 Block Diagram




Figure 2-1 Block Diagram TLD5097EL

Pin Configuration

3 Pin Configuration

3.1 Pin Assignment




Figure 3-1 Pin Configuration TLD5097EL

3.2 Pin Definitions and Functions

Table 3-1 Pin Definition and Function

#	Symbol	Direction	Type	Function
1	IVCC			Internal LDO Output; Used for internal biasing and gate drive. Bypass with external capacitor. Pin must not be left open.
2	SWO			Switch Output; Connect to gate of external switching MOSFET
3	SGND			Current Sense Ground; Ground return for current sense switch
4	SWCS			Current Sense Input; Detects the peak current through switch
5	ST			Status Output; to indicate fault conditions
6	FBH			Voltage Feedback Positive; Non inverting Input (+)
7	FBL			Voltage Feedback Negative; Inverting Input (-)
8	COMP			Compensation Input; Connect R and C network to pin for stability

Pin Configuration

Table 3-1 Pin Definition and Function

#	Symbol	Direction	Type	Function
9	OVFB			Output Overvoltage Protection Feedback; Connect to resistive voltage divider to set overvoltage threshold.
10	SET			Analog Dimming Input; Load current adjustment Pin. Pin must not be left open. If analog dimming feature is not used connect to IVCC pin.
11	FREQ / SYNC			Frequency Select or Synchronization Input; Connect external resistor to GND to set frequency. Or apply external clock signal for synchronization within frequency capture range.
12	GND			Ground; Connect to system ground.
13	EN / PWMI			Enable or PWM Input; Apply logic HIGH signal to enable device or PWM signal for dimming LED.
14	IN			Supply Input; Supply for internal biasing.
	EP			Exposed Pad; Connect to external heat spreading GND Cu area (e.g. inner GND layer of multilayer PCB with thermal vias)

General Product Characteristics

4 General Product Characteristics

4.1 Absolute Maximum Ratings

$T_j = -40^{\circ}\text{C}$ to $+150^{\circ}\text{C}$; all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

Table 4-1 Absolute Maximum Ratings¹⁾

Parameter	Symbol	Values			Unit	Note or Test Condition	Number
		Min.	Typ.	Max.			
Voltages							
IN Supply Input	V _{IN}	-0.3		45	V		P_4.1.1
EN / PWMI Enable or PWM Input	V _{EN}	-40		45	V		P_4.1.2
FBH-FBL; Feedback Error Amplifier Differential	V _{FBH} -V _{FBL}	-40		61	V	The maximum delta must not exceed 61V	P_4.1.3
FBH; Feedback Error Amplifier Positive Input	V _{FBH}	-40		61	V	The difference between V _{FBH} and V _{FBL} must not exceed 61V, refer to Parameter 4.1.3	P_4.1.4
FBL Feedback Error Amplifier Negative Input	V _{FBL}	-40		61	V	The difference between V _{FBH} and V _{FBL} must not exceed 61V, refer to Parameter 4.1.3	P_4.1.5
FBH and FBL Current	I _{FBL,FBH}		1		mA	t < 100ms, V _{FBH} -V _{FBL} =0.3V	P_4.1.6
OVFB Over Voltage Feedback Input	V _{OVF}	-0.3		5.5	V		P_4.1.7
OVFB Over Voltage Feedback Input	V _{OVF}	-0.3		6.2	V	t < 10s	P_4.1.8
SWCS Switch Current Sense Input	V _{SWCS}	-0.3		5.5	V		P_4.1.9
SWCS Switch Current Sense Input	V _{SWCS}	-0.3		6.2	V	t < 10s	P_4.1.10

General Product Characteristics

Table 4-1 Absolute Maximum Ratings¹⁾

Parameter	Symbol	Values			Unit	Note or Test Condition	Number
		Min.	Typ.	Max.			
SWO Switch Gate Drive Output	V_{SWO}	-0.3		5.5	V		P_4.1.11
SWO Switch Gate Drive Output	V_{SWO}	-0.3		6.2	V	t < 10s	P_4.1.12
SGND Current Sense Switch GND	V_{SGND}	-0.3		0.3	V		P_4.1.13
COMP Compensation Input	V_{COMP}	-0.3		5.5	V		P_4.1.14
COMP Compensation Input	V_{COMP}	-0.3		6.2	V	t < 10s	P_4.1.15
FREQ / SYNC; Frequency and Synchronization Input	$V_{FREQ / SYNC}$	-0.3		5.5	V		P_4.1.16
FREQ / SYNC; Frequency and Synchronization Input	$V_{FREQ / SYNC}$	-0.3		6.2	V	t < 10s	P_4.1.17
PWMO PWM Dimming Output	V_{PWMO}	-0.3		5.5	V		P_4.1.18
PWMO PWM Dimming Output	V_{PWMO}	-0.3		6.2	V	t < 10s	P_4.1.19
ST	V_{ST}	-0.3		5.5	V		P_4.1.20
ST	V_{ST}	-0.3		6.2	V	t < 10s	P_4.1.21
ST current	I_{ST}	-2		2	mA		P_4.1.22
SET	V_{SET}	-0.3		45	V		P_4.1.23
IVCC Internal Linear Voltage Regulator Output	V_{IVCC}	-0.3		5.5	V		P_4.1.24
IVCC Internal Linear Voltage Regulator Output	V_{IVCC}	-0.3		6.2	V	t < 10s	P_4.1.25

Temperatures

Junction Temperature	T_j	-40		150	°C		P_4.1.26
Storage Temperature	T_{stg}	-55		150	°C		P_4.1.27

ESD Susceptibility

ESD Resistivity of all pins	$V_{ESD,HBM}$	-2		2	kV	HBM ²⁾	P_4.1.28
ESD Resistivity of IN, EN/PWMI, FBH, FBL and SET pin to GND	$V_{ESD,HBM}$	-4		4	kV	HBM ²⁾	P_4.1.29

1) Not subject to production test, specified by design.

2) ESD susceptibility, Human Body Model "HBM" according to ANSI/ESDA/JEDEC JS-001 (1.5kΩ, 100pF)

General Product Characteristics

Note:

1. Stresses above the ones listed here may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
2. Integrated protection functions are designed to prevent IC destruction under fault conditions described in the data sheet. Fault conditions are considered as “outside” normal operating range. Protection functions are not designed for continuous repetitive operation.

4.2 Functional Range

Table 4-2 Functional Range

Parameter	Symbol	Values			Unit	Note or Test Condition	Number
		Min.	Typ.	Max.			
Extended Supply Voltage Range	V_{IN}	4.5		45 ¹⁾	V	$V_{IVCC} > V_{IVCC,RTH,d}$; Parameter deviations possible	P_4.2.1
Nominal Supply Voltage Range	V_{IN}	8		34	V		P_4.2.2
Feedback Voltage Input	V_{FBH} ; V_{FBL}	3		60	V		P_4.2.3
Junction Temperature	T_j	-40		150	°C		P_4.2.4

1) Not subject to production test, specified by design

Note: Within the functional range the IC operates as described in the circuit description. The electrical characteristics are specified within the conditions given in the related electrical characteristics table.

General Product Characteristics

4.3 Thermal Resistance

Note: This thermal data was generated in accordance with JEDEC JESD51 standards.
 For more information, go to www.jedec.org.

Table 4-3 Thermal Resistance

Parameter	Symbol	Values			Unit	Note or Test Condition	Number
		Min.	Typ.	Max.			
Junction to Case ¹⁾²⁾	R_{thJC}		10		K/W		P_4.3.1
Junction to Ambient ³⁾	R_{thJA}		47		K/W	2s2p	P_4.3.2
Junction to Ambient	R_{thJA}		54		K/W	1s0p + 600mm ²	P_4.3.3
Junction to Ambient	R_{thJA}		64		K/W	1s0p + 300mm ²	P_4.3.4

- 1) Not subject to production test, specified by design.
- 2) Specified R_{thJC} value is simulated at natural convection on a cold plate setup (all pins and the exposed pad are fixed to ambient temperature). $T_a=25^{\circ}\text{C}$ is dissipating 1W.
- 3) Specified R_{thJA} value is according to JEDEC 2s2p (JESD 51-7) + (JESD 51-5) and JEDEC 1s0p (JESD 51-3) + heatsink area at natural convection on FR4 board; The device was simulated on a 76.2 x 114.3 x 1.5mm board. The 2s2p board has 2 outer copper layers (2 x 70μm Cu) and 2 inner copper layers (2 x 35μm Cu), A thermal via (diameter = 0.3mm and 25μm plating) array was applied under the exposed pad and connected the first outer layer (top) to the first inner layer and second outer layer (bottom) of the JEDEC PCB. $T_a=25^{\circ}\text{C}$, IC is dissipating 1W

5 Switching Regulator

5.1 Description

The TLD5097EL regulator is suitable for Boost, Buck, Buck-Boost, SEPIC and Flyback configurations. The constant output current is especially useful for light emitting diode (LED) applications. The switching regulator function is implemented by a pulse width modulated (PWM) current mode controller.

The PWM current mode controller uses the peak current through the external power switch and error in the output current to determine the appropriate pulse width duty cycle (on time) for constant output current. The current mode controller provides a PWM signal to an internal gate driver which then outputs to an external n-channel enhancement mode metal oxide field effect transistor (MOSFET) power switch.

The current mode controller also has built-in slope compensation to prevent sub-harmonic oscillations which is a characteristic of current mode controllers operating at high duty cycles (>50% duty).

An additional built-in feature is an integrated soft start that limits the current through the inductor and external power switch during initialization. The soft start function gradually increases the inductor and switch current over t_{SS} (Parameter 5.2.9) to minimize potential overvoltage at the output.




Figure 5-1 Switching Regulator Block Diagram

Switching Regulator

5.2 Electrical Characteristics

$V_{IN} = 8\text{ V to } 34\text{ V}$; $T_j = -40^\circ\text{C to } +150^\circ\text{C}$, all voltages with respect to ground, positive current flowing into pin;
(unless otherwise specified)

Table 5-1 Electrical Characteristics: Switching Regulator

Parameter	Symbol	Values			Unit	Note or Test Condition	Number
		Min.	Typ.	Max.			
Regulator							
Feedback Reference Voltage	V _{REF}	0.29	0.30	0.31	V	refer to Figure 11-11 V _{REF} = V _{FBH} -V _{FBL} V _{SET} = 5V I _{LED} = 350 mA	P_5.2.1
Feedback Reference Voltage	V _{REF}	0.057	0.06	0.063	V	refer to Figure 11-11 V _{REF} = V _{FBH} -V _{FBL} V _{SET} = 0.4V I _{LED} = 70mA	P_5.2.2
Feedback Reference Voltage Offset	V _{REF_offset}	–	–	5	mV	refer to Figure 10-2 and Figure 11-11 V _{REF} = V _{FBH} -V _{FBL} V _{SET} = 0.1V V _{OUT} >V _{IN}	P_5.2.3
Voltage Line Regulation	(ΔV _{REF} / V _{REF}) / ΔV _{IN}	–	–	0.15	%/V	refer to Figure 11-11 V _{IN} = 8V to 19V; V _{SET} = 5V; I _{LED} = 350mA	P_5.2.4
Voltage Load Regulation	(ΔV _{REF} / V _{REF}) / ΔI _{BO}	–	–	5	%/A	refer to Figure 11-11 V _{SET} = 5V; I _{LED} = 100 to 500mA	P_5.2.5
Switch Peak Over Current Threshold	V _{SWCS}	130	150	170	mV	V _{FBH} = V _{FBL} = 5 V V _{COMP} = 3.5V	P_5.2.6
Maximum Duty Cycle	D _{MAX, fixed}	91	93	95	%	Fixed frequency mode	P_5.2.7
Maximum Duty Cycle	D _{MAX, sync}	88	–	–	%	Synchronization mode	P_5.2.8
Soft Start Ramp	t _{SS}	350	1000	1500	μs	V _{FB} rising from 5% to 95% of V _{FB} , typ.	P_5.2.9
IFBH Feedback High Input Current	I _{FBH}	38	46	54	μA	V _{FBH} - V _{FBL} = 0.3 V	P_5.2.10

Switching Regulator

Table 5-1 Electrical Characteristics: Switching Regulator

Parameter	Symbol	Values			Unit	Note or Test Condition	Number
		Min.	Typ.	Max.			
IFBL Feedback Low Input Current	I_{FBL}	15	21	27	μA	$V_{FBH} - V_{FBL} = 0.3 V$	P_5.2.11
Switch Current Sense Input Current	I_{SWCS}	10	50	100	μA	$V_{SWCS} = 150 mV$	P_5.2.12
Input Undervoltage Shutdown	$V_{IN,off}$	3.5	–	4.5	V	V_{IN} decreasing	P_5.2.13
Input Voltage Startup	$V_{IN,on}$	–	–	4.85	V	V_{IN} increasing	P_5.2.14
Gate Driver for External Switch							
Gate Driver Peak Sourcing Current	$I_{SWO,SRC}$	–	380	–	mA	¹⁾ $V_{SWO} = 1 V$ to $4 V$	P_5.2.15
Gate Driver Peak Sinking Current	$I_{SWO,SNK}$	–	550	–	mA	¹⁾ $V_{SWO} = 4 V$ to $1 V$	P_5.2.16
Gate Driver Output Rise Time	$t_{R,SWO}$	–	30	60	ns	¹⁾ $CL,SWO = 3.3 nF$; $V_{SWO} = 1 V$ to $4 V$	P_5.2.17
Gate Driver Output Fall Time	$t_{F,SWO}$	–	20	40	ns	¹⁾ $CL,SWO = 3.3 nF$; $V_{SWO} = 4 V$ to $1 V$	P_5.2.18
Gate Driver Output Voltage	V_{SWO}	4.5	–	5.5	V	¹⁾ $CL,SWO = 3.3 nF$	P_5.2.19

1) Not subject to production test, specified by design

6 Oscillator and Synchronisation

6.1 Description

R_ OSC vs. switching frequency

The internal oscillator is used to determine the switching frequency of the boost regulator. The switching frequency can be selected from 100 kHz to 500 kHz with an external resistor to GND. To set the switching frequency with an external resistor the following formula can be applied.

(6.1)

$$R_{FREQ} = \frac{1}{(141 \cdot 10^{-12} \left[\frac{s}{\Omega} \right]) \cdot \left(f_{FREQ} \left[\frac{1}{s} \right] \right)} - (3.5 \cdot 10^3 [\Omega]) [\Omega]$$

In addition, the oscillator is capable of changing from the frequency set by the external resistor to a synchronized frequency from an external clock source. If an external clock source is provided on the pin FREQ/SYNC, then the internal oscillator synchronizes to this external clock frequency and the boost regulator switches at the synchronized frequency. The synchronization frequency capture range is 250 kHz to 500 kHz.




Figure 6-1 Oscillator and Synchronization Block Diagram and Simplified Application Circuit




Figure 6-2 Synchronization Timing Diagram

Oscillator and Synchronisation

6.2 Electrical Characteristics

$V_{IN} = 8\text{ V to } 34\text{ V}$; $T_j = -40^\circ\text{C to } +150^\circ\text{C}$, all voltages with respect to ground, positive current flowing into pin;
(unless otherwise specified)

Table 6-1 Electrical Characteristics: Oscillator and Synchronisation

Parameter	Symbol	Values			Unit	Note or Test Condition	Number
		Min.	Typ.	Max.			
Oscillator							
Oscillator Frequency	f_{FREQ}	250	300	350	kHz	$R_{\text{FREQ}} = 20\text{k}\Omega$	P_6.2.1
Oscillator Frequency Adjustment Range	f_{FREQ}	100	–	500	kHz		P_6.2.2
FREQ / SYNC Supply Current	I_{FREQ}	–	–	-700	μA	$V_{\text{FREQ}} = 0\text{ V}$	P_6.2.3
Frequency Voltage	V_{FREQ}	1.16	1.24	1.32	V	$f_{\text{FREQ}} = 100\text{ kHz}$	P_6.2.4
Synchronisation							
Synchronization Frequency Capture Range	f_{SYNC}	250	–	500	kHz		P_6.2.5
Synchronization Signal High Logic Level Valid	$V_{\text{SYNC,H}}$	3.0	–	–	V	1)2)	P_6.2.6
Synchronization Signal Low Logic Level Valid	$V_{\text{SYNC,L}}$	–	–	0.8	V	1)2)	P_6.2.7
Synchronization Signal Logic High Pulse Width	$t_{\text{SYNC,PWH}}$	200	–	–	ns	1)2)	P_6.2.8

1) Synchronization of external PWM ON signal to falling edge

2) Not subject to production test, specified by design

6.3 Typical Performance Characteristics of Oscillator




Figure 6-3 Switching Frequency f_{SW} versus Frequency Select Resistor to GND $R_{\text{REQ/SYNC}}$

7 Enable and Dimming Function

Description

The enable function powers ON or OFF the device. A valid logic LOW signal on enable pin EN/PWMI powers OFF the device and current consumption is less than I_{Q_OFF} (Parameter 7.2.8). A valid logic HIGH enable signal on enable pin EN/PWMI powers on the device. The enable function features an integrated pull down resistor which ensures that the IC is shut down and the power switch is OFF in case the enable pin EN is left open.

In addition to the enable function described above, the EN/PWMI pin detects a pulse width modulated (PWM) input signal that is fed through to the internal gate driver. The EN/PWMI enables and disables the gate driver for the main switch during PWM operation. PWM dimming an LED is a commonly practiced dimming method and can prevent color shift in an LED light source.

The enable and PWM input function share the same pin. Therefore a valid logic LOW signal at the EN/PWMI pin needs to differentiate between an enable power OFF or an PWM dimming LOW signal. The device differentiates between enable OFF and PWM dimming signal by requiring the enable OFF at the EN/PWMI pin to stay LOW for the Enable Turn OFF Delay Time ($t_{EN,OFF,DEL}$ Parameter 7.2.6).




Figure 7-1 Block Diagram and Simplified Application Circuit Enable and LED Dimming

Enable and Dimming Function




Figure 7-2 Timing Diagram Enable and LED Dimming

Note: The ST signal is LOW during soft-start.

7.1 Electrical Characteristics

V_{IN} = 8V to 34V; T_J = -40°C to +150°C, all voltages with respect to ground, positive current flowing into pin; (unless otherwise specified)

Table 7-1 Electrical Characteristics: Enable and Dimming

Parameter	Symbol	Values			Unit	Note or Test Condition	Number
		Min.	Typ.	Max.			
Enable / PWM Input							
Enable/PWMI Turn On Threshold	$V_{\text{EN/PWMI,ON}}$	3.0	–		V		P_7.1.1
Enable/PWMI Turn Off Threshold	$V_{\text{EN/PWMI,OFF}}$	–	–	0.8	V		P_7.1.2
Enable/PWMI Hysteresis	$V_{\text{EN/PWMI,HYS}}$	50	200	400	mV	¹⁾	P_7.1.3
Enable/PWMI High Input Current	$I_{\text{EN/PWMI,H}}$	–	–	30	μA	$V_{\text{EN/PWMI}} = 16.0 \text{ V}$	P_7.1.4
Enable/PWMI Low Input Current	$I_{\text{EN/PWMI,L}}$	–	0.1	1	μA	$V_{\text{EN/PWMI}} = 0.5 \text{ V}$	P_7.1.5

Enable and Dimming Function

Table 7-1 Electrical Characteristics: Enable and Dimming

Parameter	Symbol	Values			Unit	Note or Test Condition	Number
		Min.	Typ.	Max.			
Enable Turn Off Delay Time	$t_{\text{EN,OFF,DEL}}$	8	10	12	ms		P_7.1.6
Enable Startup Time	$t_{\text{EN,START}}$	100	–	–	μs		P_7.1.7

Current Consumption

Current Consumption, Shutdown Mode	$I_{\text{q_OFF}}$	–	–	10	μA	$V_{\text{EN/PWMI}} = 0.8 \text{ V};$ $T_j \leq 105^\circ\text{C};$ $V_{\text{IN}} = 16\text{V}$	P_7.1.8
Current Consumption, Active Mode ²⁾	$I_{\text{q_ON}}$	–	–	7	mA	$V_{\text{EN/PWMI}} \geq 4.75 \text{ V};$ $I_{\text{BO}} = 0 \text{ mA};$ $V_{\text{SWO}} = 0\% \text{ Duty Cycle}$	P_7.1.9

1) Not subject to production test, specified by design

2) Dependency on switching frequency and gate charge of external switches.

8 Linear Regulator

Description

The internal linear voltage regulator supplies the internal gate drivers with a typical voltage of 5 V and current up to $I_{LIM,min}$ (parameter [P_8.1.2](#)). An external output capacitor with ESR lower than $R_{IVCC,ESR}$ (parameter [P_8.1.5](#)) is required on pin IVCC for stability and buffering transient load currents. During normal operation the external MOSFET switches will draw transient currents from the linear regulator and its output capacitor. Proper sizing of the output capacitor must be considered to supply sufficient peak current to the gate of the external MOSFET switches.

Integrated Undervoltage Protection for the External Switching MOSFET

An integrated undervoltage reset threshold circuit monitors the linear regulator output voltage (V_{IVCC}) and resets the device in case the output voltage falls below the IVCC undervoltage reset switch OFF threshold ($V_{IVCC,RTH,d}$). The undervoltage reset threshold for the IVCC pin helps to protect the external switches from excessive power dissipation by ensuring the gate drive voltage is sufficient to enhance the gate of an external logic level n-channel MOSFET.




Figure 8-1 Voltage Regulator Block Diagram and Simplified Application Circuit

Linear Regulator

8.1 Electrical Characteristics

$V_{IN} = 8V$ to $34V$; $T_j = -40^{\circ}C$ to $+150^{\circ}C$, all voltages with respect to ground, positive current flowing into pin; (unless otherwise specified)

Table 8-1 Electrical Characteristics:Line Regulator

Parameter	Symbol	Values			Unit	Note or Test Condition	Number
		Min.	Typ.	Max.			
Output Voltage	V_{IVCC}	4.85	5	5.15	V	$6V \leq V_{IN} \leq 45V$ $0.1mA \leq I_{IVCC} \leq 40mA$	P_8.1.1
Output Current Limitation	I_{LIM}	51		90	mA	$V_{IN} = 13.5V$ $V_{IVCC} = 4.5V$	P_8.1.2
Drop out Voltage	V_{DR}			0.5	V	$V_{IN} = 4.5V$ $I_{IVCC} = 25mA$	P_8.1.3
IVCC Buffer Capacitor	C_{IVCC}	0.47	1	100	μF	¹⁾²⁾	P_8.1.4
IVCC Buffer Capacitor ESR	$R_{IVCC,ESR}$	–	–	0.5	Ω	¹⁾	P_8.1.5
Undervoltage Reset Headroom	$V_{IVCC,HDRM}$	100	–	–	mV	V_{IVCC} decreasing $V_{IVCC} - V_{IVCC,RTH,d}$	P_8.1.6
IVCC Undervoltage Reset switch OFF Threshold	$V_{IVCC,RTH,d}$	3.6	–	4.0	V	³⁾ V_{IVCC} decreasing	P_8.1.7
IVCC Undervoltage Reset switch ON Threshold	$V_{IVCC,RTH,i}$	–	–	4.5	V	V_{IVCC} increasing	P_8.1.8

- 1) Minimum value given is needed for regulator stability; application might need higher capacitance than the minimum.
- 2) Minimum value given is needed for regulator stability; application might need higher capacitance than the minimum.
- 3) Selection of external switching MOSFET is crucial and the $V_{IVCC,RTH,d}$ min. as worst case V_{GS} must be considered.

9 Protection and Diagnostic Functions

9.1 Description

The TLD5097EL has integrated circuits to diagnose and protect against output overvoltage, open load, open feedback and overtemperature faults. In case of a fault condition, the SWO signal stops operation. The ST signal will change to an active logic LOW signal to communicate that a fault has occurred (detailed overview in [Figure 9-1](#) and [Figure 9-2](#) below). [Figure 9-3](#) illustrates the various open load and open feedback conditions. In case of an overtemperature condition the integrated thermal shutdown function turns off the gate driver and internal linear voltage regulator. The typical junction shutdown temperature is 175°C ($T_{j,SD}$ Parameter 9.2.3). After cooling down the IC will automatically restart. Thermal shutdown is an integrated protection function designed to prevent IC destruction and is not intended for continuous use in normal operation ([Figure 9-5](#)). To calculate the proper overvoltage protection resistor values an example is given in [Figure 9-6](#).




Figure 9-1 Protection and Diagnostic Function Block Diagram

Protection and Diagnostic Functions

Input		Output		
Condition	Level*	ST	SWO	IVCC
Overvoltage @ Output	False	H or Sw*	Sw*	Active
	True	L	L	Active
Open Load	False	H or Sw*	Sw*	Active
	True	L	L	Active
Open Feedback	False	H or Sw*	Sw*	Active
	True	L	L	Active
Overtemperature	False	H or Sw*	Sw*	Active
	True	L	L	Shutdown
Undervoltage @ Input	False	H or Sw*	Sw*	Active
	True	L	L	Shutdown

*Note:

Sw = Switching

False = Condition does not exist

True = Condition does exist

Figure 9-2 Diagnosis Truth Table




Figure 9-3 Open Load and Open Feedback Conditions

Protection and Diagnostic Functions




Figure 9-4 Open load, Overvoltage and Overtemperature Timing Diagram

Protection and Diagnostic Functions




Figure 9-5 Device Overtemperature Protection Behavior




Figure 9-6 Overvoltage Protection Description

Protection and Diagnostic Functions

9.2 Electrical Characteristics

V_{IN} = 8V to 34V; T_j = -40°C to +150°C, all voltages with respect to ground, positive current flowing into pin; (unless otherwise specified)

Table 9-1 Electrical Characteristics: Protection and Diagnosis

Parameter	Symbol	Values			Unit	Note or Test Condition	Number
		Min.	Typ.	Max.			
Status Output							
Status Output Voltage Low	V _{ST,LOW}	–	–	0.4	V	¹⁾ I _{ST} = 1mA	P_9.2.1
Status Output Voltage High	V _{ST,HIGH}	V _{IVCC} -0.4	–	V _{IVCC}	V	¹⁾ I _{ST} = -1mA	P_9.2.2
Temperature Protection							
Overtemperature Shutdown	T _{j,SD}	160	175	190	°C	¹⁾ refer to Figure 9-5	P_9.2.3
Overtemperature Shutdown Hystereses	T _{j,SD,HYST}	–	15	–	°C	¹⁾	P_9.2.4
Overvoltage Protection							
Output Over Voltage Feedback Threshold Increasing	V _{OVFB,TH}	1.21	1.25	1.29	V	refer to Figure 9-6	P_9.2.5
Output Over Voltage Feedback Hysteresis	V _{OVFB,HYS}	50	–	150	mV	¹⁾ Output Voltage decreasing	P_9.2.6
Over Voltage Reaction Time	t _{OVPRR}	2	–	10	µs	¹⁾ Output Voltage decreasing	P_9.2.7
Over Voltage Feedback Input Current	I _{OVFB}	-1	0.1	1	µA	V _{OVFB} = 1.25 V	P_9.2.8
Open Load and Open Feedback Diagnostics							
Open Load/Feedback Threshold	V _{REF,1,3}	-100	–	-20	mV	refer to Figure 9-3 V _{REF} = V _{FBH} - V _{FBL} Open Circuit 1 or 3	P_9.2.9
Open Feedback Threshold	V _{REF,2}	0.5	–	1	V	V _{REF} = V _{FBH} - V _{FBL} Open Circuit 2	P_9.2.10

¹⁾ Specified by design; not subject to production test.

Note: Integrated protection functions are designed to prevent IC destruction under fault conditions described in the data sheet. Fault conditions are considered as “outside” normal operating range. Protection functions are not designed for continuous repetitive operation.

10 Analog Dimming

This pin is influencing the Feedback Voltage Error Amplifier by generating an internal current accordingly to an external reference voltage (VSET). If the analog dimming feature is not needed this pin must be connected to IVCC or external > 1.6V supply. Different application scenarios are described in **Figure 10-3**. This pin can also go outside of the ECU for instance if a thermistor is connected on a separated LED Module and the Analog Dimming Input is used to thermally protect the LEDs. For reverse battery protection of this pin an external series resistor should be placed to limit the current.

10.1 Purpose of Analog Dimming

1. It is difficult for LED manufacturers to deliver LEDs which have the same Brightness, Colorpoint and Forward Voltage Class. Due to this relatively wide spread of the crucial LED parameters automotive customers order LEDs from one or maximum two different colorpoint classes. The LED manufacturer must preselect the LEDs to deliver the requested colorpoint class. Those preselected LEDs are matched in terms of the colorpoint but a variation of the brightness remains. To correct the brightness deviation an analog dimming feature is needed. The mean LED current can be adjusted by applying an external voltage VSET at the SET pin.
2. If the DC/DC application is separated from the LED loads the ECU manufacturers aim is to develop one hardware which should be able to handle different load current conditions (e.g. 80mA to 400mA) to cover different applications. To achieve this average LED current adjustment the analog dimming is a crucial feature.

10.2 Description

Application Example

Desired LED current = 400mA. For the calculation of the correct Feedback Resistor R_{FB} the following equation can be used: This formula is valid if the analog dimming feature is disabled and $V_{SET} > 1.6V$.

(10.1)

$$I_{LED} = \frac{V_{REF}}{R_{FB}} \rightarrow R_{FB} = \frac{V_{REF}}{I_{LED}} \rightarrow R_{FB} = \frac{0.3V}{400mA} = 750m\Omega$$

A decrease of the average LED current can be achieved by controlling the voltage at the SET pin (V_{SET}) between 0V and 1.6V. The mathematical relation is given in the formula below:

(10.2)

$$I_{LED} = \frac{V_{SET} - 0.1V}{5 \cdot R_{FB}}$$

If V_{SET} is 100mV the LED current is only determined by the internal offset voltages of the comparators. For this example $I_{LED} = 0A$ if $V_{SET} < 100mV$. Refer to the concept drawing in **Figure 10-2**.

Analog Dimming




Figure 10-1 Basic relationship between V_{REF} and V_{SET} Voltage




Figure 10-2 Concept Drawing Analog Dimming

Analog Dimming

Multi-purpose usage of the Analog dimming feature

1. A μ C integrated digital analog converter (DAC) output or a stand alone DAC can be used to supply the SET pin of the TLD5097EL. The integrated voltage Regulator (VIVCC) can be used to supply the μ C or external components if the current consumption does not exceed 20mA.
2. The analog dimming feature is directly connected to the input voltage of the system. In this configuration the LED current is reduced if the input voltage VIN is decreasing. The DC/DC boost converter is changing (increasing) the switching duty cycle if VIN drops to a lower potential. This is causing an increase of the input current consumption. If applications require a decrease of the LED current in respect to VIN variations this setup can be chosen.
3. The usage of an external resistor divider connected between IVCC (integrated 5V regulator output and gate buffer pin) SET and GND can be chosen for systems without μ C on board. The concept allows to control the LED current via placing cheap low power resistors. Furthermore a temperature sensitive resistor (Thermistor) to protect the LED loads from thermal destruction can be connected additionally.
4. If the analog dimming feature is not needed the SET pin must be connected directly to >1.6V potential (e.g. IVCC potential)
5. Instead of an DAC the μ C can provide a PWM signal and an external R-C filter is producing a constant voltage for the analog dimming. The voltage level is depending on the PWM frequency (fPWM) and duty cycle (DC) which can be controlled by the μ C software after reading the coding resistor placed at the LED module.

Analog Dimming




Figure 10-3 Analog Dimming in various applications

Analog Dimming

10.3 Electrical Characteristics

V_{IN} = 8V to 34V; T_j = -40°C to +150°C, all voltages with respect to ground, positive current flowing into pin; (unless otherwise specified)

Table 10-1 Electrical Characteristics: Protection and Diagnosis

Parameter	Symbol	Values			Unit	Note or Test Condition	Number
		Min.	Typ.	Max.			
SET programming range	V _{SET}	0	–	1.6	V	¹⁾ refer to Figure 10-1	P_10.3.1

1) Specified by design; not subject to production test.

Application Information

11 Application Information

Note: The following information is given as a hint for the implementation of the device only and shall not be regarded as a description or warranty of a certain functionality, condition or quality of the device.




Figure 11-1 Boost to Ground Application Circuit - B2G (Boost configuration)

Reference Designator	Value	Manufacturer	Part Number	Type	Quantity
D ₁ - 10	White	Osram	LUW H9GP	LED	10
D _{BO}	Schottky, 3 A, 100 V _R	Vishay	SS3H10	Diode	1
C _{IN}	100 uF, 50V	Panasonic	EEEFK1H101GP	Capacitor	1
C _{BO}	10 uF, 50V	Panasonic	Electrolytic or Ceramic Bank	Capacitor	1
C _{COMP}	100 nF	EPCOS	X7R	Capacitor	1
C _{IVCC}	1uF , 6.3V	EPCOS	MLCC CCNPZC105KBW X7R	Capacitor	1
IC ₁	--	Infineon	TLD5097	IC	1
IC ₂	--	Infineon	XC866	IC	1
L _{BO}	100 uH	Coilcraft	MSS1278T-104ML	Inductor	1
R _{COMP}	10 kΩ, 1%	Panasonic	ERJ3EKF 1002V	Resistor	1
R _{FB}	820 mΩ, 1%	Panasonic	ERJ14BQFR82U	Resistor	1
R _{FREQ}	20 kΩ, 1%	Panasonic	ERJ3EKF 2002V	Resistor	1
R _{OVH}	33.2 kΩ, 1%	Panasonic	ERJ3EKF 3322V	Resistor	1
R _{OVL}	1 kΩ, 1%	Panasonic	ERJ3EKF 1001V	Resistor	1
R _{CS}	50 mΩ, 1%	Panasonic	ERJB1CFR05U	Resistor	1
T _{SW}	100V N-ch, 35A	Infineon	IPG20N10S4L-22	Transistor	1
	alternativ: 60V N-ch, 30A	Infineon	IPD30N06S4L-23	Transistor	1

Figure 11-2 Bill of Materials for B2G Application Circuit

Reference Designator	Value	Manufacturer	Part Number	Type	Quantity
D _{1 - n}	White	Osram	LUW H9GP	LED	variable
D _{BO}	Schottky, 3 A, 100 V _R	Vishay	SS3H10	Diode	1
D _{POL}	80V Diode	Infineon	BAS 1603W	Diode	1
C _{SEPIC}	3.3 uF, 20V	EPCOS	X7R, Low ESR	Capacitor	1
C _{IN}	100 uF, 50V	Panasonic	EEEFK1H101GP	Capacitor	1
C _{BO}	10 uF, 50V	Panasonic	EEEFK1H100P	Capacitor	1
C _{COMP}	100 nF	EPCOS	X7R	Capacitor	1
C _{IVCC}	1uF , 6.3V	EPCOS	X7R	Capacitor	1
IC ₁	--	Infineon	TLD5097	IC	1
IC ₂	--	Infineon	XC866	IC	1
L ₁ , L ₂	47 uH	Coilcraft	MSS1278T-473ML	Inductor	2
	alternativ: 22uH coupled inductor	Coilcraft	MSD1278-223MLD	Inductor	1
R _{COMP} , R _{POL}	10 kΩ, 1%	Panasonic	ERJ3EKF 1002V	Resistor	2
R _{FB}	820 mΩ, 1%	Panasonic	ERJ14BQFR82U	Resistor	1
R _{FREQ}	20 kΩ, 1%	Panasonic	ERJ3EKF 2002V	Resistor	1
R _{OVH}	33.2 kΩ, 1%	Panasonic	ERJ3EKF 3322V	Resistor	1
R _{OVL}	1 kΩ, 1%	Panasonic	ERJ3EKF 1001V	Resistor	1
R _{CS}	50 mΩ, 1%	Panasonic	ERJB1CFR05U	Resistor	1
T _{SW}	100V N-ch, 35A	Infineon	IPD35N10S3L-26	Transistor	1
	alternativ: 60V N-ch, 30A	Infineon	IPD30N06S4L-23	Transistor	1

Application Information




Figure 11-5 Flyback Application Circuit (Buck-Boost configuration)

Reference Designator	Value	Manufacturer	Part Number	Type	Quantity
D ₁ - n	White	Osram	LUW H9GP	LED	variable
D _{BO}	Schottky, 3 A, 100 V _R	Vishay	SS3H10	Diode	1
C _{BO}	3.3 uF, 50V (100V)	EPCOS	X7R, Low ESR	Capacitor	1
C _{IN}	100 uF, 50V	Panasonic	EEEFK1H101GP	Capacitor	1
C _{COMP}	47 nF	EPCOS	X7R	Capacitor	1
C _{IVCC}	1 uF, 6.3V	EPCOS	X7R	Capacitor	1
IC ₁	--	Infineon	TLD5097	IC	1
IC ₂	--	Infineon	XC866	IC	1
L ₁ , L ₂	1 µH / 9 µH	EPCOS	Transformer EHP 16	Inductor	1
R _{COMP} , R _{POL}	10 kΩ, 1%	Panasonic	ERJ3EKF 1002V	Resistor	2
D _{POL}	80 V Diode	Infineon	BAS 1603W	Diode	1
R _{FB}	820 mΩ, 1%	Isabellenhütte	SMS – Power Resistor	Resistor	1
R _{FREQ}	10 kΩ, 1%	Panasonic	ERJ3EKF 1002V	Resistor	1
R _{OVH}	56.2 kΩ, 1%	Panasonic	ERJ3EKF 5622V	Resistor	1
R _{OVL}	1.24 kΩ, 1%	Panasonic	ERJ3EKF 1241V	Resistor	1
R _{CS}	5 mΩ, 1%	Isabellenhütte	SMS - Power Resistor	Resistor	1
T _{SW}	100V N-ch, 35A	Infineon	IPG20N10S4L-22	Transistor	1
	alternativ: 60V N-ch, 30A	Infineon	IPD30N06S4L-23	Transistor	1

Figure 11-6 Bill of Materials for Flyback Application Circuit

Application Information




Figure 11-7 Boost to Battery Application Circuit - B2B (Buck-Boost configuration)

Reference Designator	Value	Manufacturer	Part Number	Type	Quantity
D _{1 - n}	White	Osram	LUW H9GP	Diode	variable
D _{BO}	Schottky, 3 A, 100 V _R	Vishay	SS3H10	Diode	1
C _{BO}	10 uF, 80V	Panasonic	EEEFK1K100P	Capacitor	1
C _{IN}	100 uF, 50V	Panasonic	EEEFK1H101GP	Capacitor	1
C _{COMP}	100 nF	EPCOS	X7R	Capacitor	1
C _{IVCC}	1 uF, 6.3V	EPCOS	MLCC CCNPZC105KBW X7R	Capacitor	1
IC ₁	--	Infineon	TLD5097	IC	1
IC ₂	--	Infineon	XC866	IC	1
L _{BO}	100 uH	Coilcraft	MSS1278T-104ML_	Inductor	1
R _{COMP}	10 kΩ, 1%	Panasonic	ERJ3EKF 1002V	Resistor	1
R _{FB}	820 mΩ, 1%	Panasonic	ERJ14BQFR82U	Resistor	1
R _{FREQ}	20 kΩ, 1%	Panasonic	ERJ3EKF 2002V	Resistor	1
R _{OVH}	33.2 kΩ, 1%	Panasonic	ERJP06F5102V	Resistor	1
R _{OVL}	1 kΩ, 1%	Panasonic	ERJ3EKF 1001V	Resistor	1
R _{CS}	50 mΩ, 1%	Panasonic	ERJB1CFR05U	Resistor	1
T _{SW}	N-ch, OptiMOS-T2 100V, 35A	Infineon	IPD35N10S3L-26	Transistor	1
	alternativ: 60V N-ch, 30A	Infineon	IPD30N06S4L-23	Transistor	1

Figure 11-8 Bill of Materials for B2B Application Circuit

Application Information




Figure 11-9 Buck Application Circuit

Reference Designator	Value	Manufacturer	Part Number	Type	Quantity
D ₁₋₂	White	Osram	LE UW Q9WP	LED	2
D _{BO}	Schottky, 3 A, 100 V _R	Vishay	SS3H10	Diode	1
D _{POL}	80V Diode	Infineon	BAS 1603W	Diode	1
C _{BO}	4.7 uF, 50V	EPCOS	X7R	Capacitor	1
C _{IN}	100 uF, 50V	Panasonic	EEEFK1H101GP	Capacitor	1
C _{COMP}	47 nF	EPCOS	X7R	Capacitor	1
C _{IVCC}	1 uF , 6.3V	EPCOS	MLCC CCNPZC105KBW X7R	Capacitor	1
IC ₁	--	Infineon	TLD5097	IC	1
IC ₂	--	Infineon	XC866	IC	1
L ₁	22 µH	Coilcraft	MSS1278T	Inductor	1
R _{POL}	10 kΩ, 1%	Panasonic	ERJ3EKF 1002V	Resistor	1
R _{FB}	820 mΩ, 1%	Isabellenhütte	SMS – Power Resistor	Resistor	1
R _{FREQ}	20 kΩ, 1%	Panasonic	ERJ3EKF 2002V	Resistor	1
R _{CS}	50 mΩ, 1%	Isabellenhütte	SMS - Power Resistor	Resistor	1
T _{SW}	100V N-ch, 35A	Infineon	IPG20N10S4L-22	Transistor	1
	alternativ: 60V N-ch, 30A	Infineon	IPD30N06S4L-23	Transistor	1

Figure 11-10 Bill of Materials for Buck Application Circuit

Application Information




Figure 11-11 Boost Voltage Application Circuit

Reference Designator	Value	Manufacturer	Part Number	Type	Quantity
D_{BO}	Schottky, 3 A, 100 V _R	Vishay	SS3H10	Diode	1
C_{BO}	100 uF, 80V	Panasonic	EEVFK1K101Q	Capacitor	1
C_{IN}	100 uF, 50V	Panasonic	EEEFK1H101GP	Capacitor	1
C_{COMP}	10 nF, 16V	EPCOS	X7R	Capacitor	1
C_{IVCC}	1 uF, 6.3V	Panasonic	X7R	Capacitor	1
IC_1	--	Infineon	TLD5097	IC	1
IC_2	--	Infineon	XC866	IC	1
L_{BO}	100 uH	Coilcraft	MSS1278T-104ML_	Inductor	1
R_{COMP}	10 kohms, 1%	Panasonic	ERJ3EKF 1002V	Resistor	1
R_{FB1}, R_{FB3}	51 kohms, 1%	Panasonic	ERJ3EKF 5102V	Resistor	1
R_{FB2}	1 kohms, 1%	Panasonic	ERJ3EKF 1001V	Resistor	1
R_{FREQ}	20 kohms, 1%	Panasonic	ERJ3EKF 2002V	Resistor	1
R_{OVH}	33.2 kohms, 1%	Panasonic	ERJ3EKF 3322V	Resistor	1
R_{OVL}	1 kohms, 1%	Panasonic	ERJ3EKF 1001V	Resistor	1
R_{CS}	50 mohms, 1%	Panasonic	ERJB1CFR05U	Resistor	1
T_{SW}	N-ch, OptiMOS-T2 100V	Infineon	IPG20N10S4L-22	Transistor	1

Figure 11-12 Bill of Materials for Boost Voltage Application Circuit

Note: The application drawings and corresponding bill of materials are simplified examples. Optimization of the external components must be done accordingly to specific application requirements.

Application Information

11.1 Further Application Information

- For further information you may contact <http://www.infineon.com/>
- Application Note: TLD509x DC-DC Multitopology Controller IC “Dimensioning and Stability Guideline - Theory and Practice”



To meet the world-wide customer requirements for environmentally friendly products and to be compliant with government regulations the device is available as a green product. Green products are RoHS-Compliant (i.e Pb-free finish on leads and suitable for Pb-free soldering according to IPC/JEDEC J-STD-020).

Revision 1.0
2015-03-12

Revision History			
Revision 1.0, 2015-03-12			
Page or Item	Subjects (major changes since previous revision)	Responsible	Date
Rev1.0	Initial Data Sheet for TLD5097EL		2013-11-12

Trademarks of Infineon Technologies AG

AURIX™, C166™, CanPAK™, CIPOS™, CoolGaN™, CoolMOS™, CoolSET™, CoolSiC™, CORECONTROL™, CROSSAVE™, DAVE™, DI-POL™, DrBLADE™, EasyPIM™, EconoBRIDGE™, EconoDUAL™, EconoPACK™, EconoPIM™, EiceDRIVER™, eupec™, FCOST™, HITFET™, HybridPACK™, Infineon™, ISOFACE™, IsoPACK™, i-Wafer™, MIPAQ™, ModSTACK™, my-d™, NovalithIC™, OmniTune™, OPTIGA™, OptiMOS™, ORIGATM, POWERCODE™, PRIMARION™, PrimePACK™, PrimeSTACK™, PROFET™, PRO-SIL™, RASIC™, REAL3™, ReverSave™, SatRIC™, SIEGET™, SIPMOST™, SmartLEWIS™, SOLID FLASH™, SPOC™, TEMPFET™, thinQ!™, TRENCHSTOP™, TriCore™.

Other Trademarks

Advance Design System™ (ADS) of Agilent Technologies, AMBA™, ARM™, MULTI-ICE™, KEIL™, PRIMECELL™, REALVIEW™, THUMB™, µVision™ of ARM Limited, UK. ANSI™ of American National Standards Institute. AUTOSAR™ of AUTOSAR development partnership. Bluetooth™ of Bluetooth SIG Inc. CAT-iq™ of DECT Forum. CIPURSE™ of OSPT Alliance. COLOSSUS™, FirstGPS™ of Trimble Navigation Ltd. EMV™ of EMVCo, LLC (Visa Holdings Inc.). EPCOS™ of Epcos AG. FLEXGO™ of Microsoft Corporation. HYPERTERMINAL™ of Hilgraeve Incorporated. MCS™ of Intel Corp. IEC™ of Commission Electrotechnique Internationale. IrDA™ of Infrared Data Association Corporation. ISO™ of INTERNATIONAL ORGANIZATION FOR STANDARDIZATION. MATLAB™ of MathWorks, Inc. MAXIM™ of Maxim Integrated Products, Inc. MICROTEC™, NUCLEUS™ of Mentor Graphics Corporation. MIPI™ of MIPI Alliance, Inc. MIPS™ of MIPS Technologies, Inc., USA. muRata™ of MURATA MANUFACTURING CO., MICROWAVE OFFICE™ (MWO) of Applied Wave Research Inc., OmniVision™ of OmniVision Technologies, Inc. Openwave™ of Openwave Systems Inc. RED HAT™ of Red Hat, Inc. RFMD™ of RF Micro Devices, Inc. SIRIUS™ of Sirius Satellite Radio Inc. SOLARIS™ of Sun Microsystems, Inc. SPANSION™ of Spansion LLC Ltd. Symbian™ of Symbian Software Limited. TAIYO YUDEN™ of Taiyo Yuden Co. TEAKLITE™ of CEVA, Inc. TEKTRONIX™ of Tektronix Inc. TOKO™ of TOKO KABUSHIKI KAISHA TA. UNIX™ of X/Open Company Limited. VERILOG™, PALLADIUM™ of Cadence Design Systems, Inc. VLYNQ™ of Texas Instruments Incorporated. VXWORKS™, WIND RIVER™ of WIND RIVER SYSTEMS, INC. ZETEX™ of Diodes Zetex Limited.

Trademarks Update 2014-11-12

www.infineon.com

Edition 2015-03-12

Published by

**Infineon Technologies AG
81726 Munich, Germany**

© 2014 Infineon Technologies AG.

All Rights Reserved.

**Do you have a question about any
aspect of this document?**

Email: erratum@infineon.com

**Document reference
Doc_Number**

Legal Disclaimer

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation, warranties of non-infringement of intellectual property rights of any third party.

Information

For further information on technology, delivery terms and conditions and prices, please contact the nearest Infineon Technologies Office (www.infineon.com).

Warnings

Due to technical requirements, components may contain dangerous substances. For information on the types in question, please contact the nearest Infineon Technologies Office. Infineon Technologies components may be used in life-support devices or systems only with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.