

Stellaris® LM3S2412 Microcontroller DATA SHEET

Copyright

Copyright © 2007-2010 Texas Instruments Incorporated All rights reserved. Stellaris and StellarisWare are registered trademarks of Texas Instruments Incorporated. ARM and Thumb are registered trademarks and Cortex is a trademark of ARM Limited. Other names and brands may be claimed as the property of others.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

A Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Texas Instruments Incorporated
108 Wild Basin, Suite 350
Austin, TX 78746
http://www.ti.com/stellaris
http://www-k.ext.ti.com/sc/technical-support/product-information-centers.htm







Table of Contents

| Revision His | story | 20 |
|---------------------|---|----|
| About This | Document | 24 |
| Audience | | 24 |
| About This Ma | anual | 24 |
| Related Docu | ıments | 24 |
| Documentatio | on Conventions | 24 |
| 1 | Architectural Overview | 27 |
| 1.1 | Product Features | |
| 1.2 | Target Applications | |
| 1.3 | High-Level Block Diagram | 35 |
| 1.4 | Functional Overview | |
| 1.4.1 | ARM Cortex™-M3 | 37 |
| 1.4.2 | Motor Control Peripherals | 37 |
| 1.4.3 | Analog Peripherals | 38 |
| 1.4.4 | Serial Communications Peripherals | 39 |
| 1.4.5 | System Peripherals | 40 |
| 1.4.6 | Memory Peripherals | 41 |
| 1.4.7 | Additional Features | 42 |
| 1.4.8 | Hardware Details | 42 |
| 2 | ARM Cortex-M3 Processor Core | 43 |
| 2.1 | Block Diagram | |
| 2.2 | Functional Description | |
| 2.2.1 | Serial Wire and JTAG Debug | 44 |
| 2.2.2 | Embedded Trace Macrocell (ETM) | 45 |
| 2.2.3 | Trace Port Interface Unit (TPIU) | 45 |
| 2.2.4 | ROM Table | 45 |
| 2.2.5 | Memory Protection Unit (MPU) | 45 |
| 2.2.6 | Nested Vectored Interrupt Controller (NVIC) | 45 |
| 3 | Memory Map | 49 |
| 4 | Interrupts | 51 |
| 5 | JTAG Interface | 54 |
| 5.1 | Block Diagram | |
| 5.2 | Functional Description | |
| 5.2.1 | JTAG Interface Pins | 55 |
| 5.2.2 | JTAG TAP Controller | |
| 5.2.3 | S . | |
| 5.2.4 | • | |
| 5.3 | Initialization and Configuration | |
| 5.4 | Register Descriptions | |
| 5.4.1 | Instruction Register (IR) | |
| 5.4.2 | Data Registers | 63 |
| 6 | System Control | 66 |
| 6.1 | Functional Description | 66 |
| 6.1.1 | Device Identification | 66 |

| Reset Control | 66 |
|---|--|
| Power Control | 69 |
| Clock Control | 70 |
| System Control | 74 |
| Initialization and Configuration | 75 |
| Register Map | 75 |
| Register Descriptions | 76 |
| Internal Memory | 126 |
| | |
| | |
| · | |
| • | |
| | |
| | |
| | |
| | |
| | |
| Flash Register Descriptions (System Control Offset) | |
| General-Purpose Input/Outputs (GPIOs) | 151 |
| | |
| · | |
| Interrupt Control | 153 |
| • | |
| Commit Control | |
| Pad Control | 154 |
| Identification | 155 |
| Initialization and Configuration | 155 |
| Register Map | 156 |
| Register Descriptions | 158 |
| General-Purpose Timers | 193 |
| Block Diagram | |
| Functional Description | 194 |
| GPTM Reset Conditions | 195 |
| 32-Bit Timer Operating Modes | 195 |
| 16-Bit Timer Operating Modes | 196 |
| Initialization and Configuration | 200 |
| 32-Bit One-Shot/Periodic Timer Mode | 200 |
| 32-Bit Real-Time Clock (RTC) Mode | 201 |
| 16-Bit One-Shot/Periodic Timer Mode | 201 |
| 16-Bit Input Edge Count Mode | 202 |
| 16-Bit Input Edge Timing Mode | 202 |
| 16-Bit PWM Mode | |
| Register Map | 203 |
| Register Descriptions | 204 |
| Watchdog Timer | 229 |
| Block Diagram | |
| Functional Description | |
| | Power Control Clock Control System Control Initialization and Configuration Register Map Register Descriptions Internal Memory Block Diagram Functional Description SRAM Memory Flash Programming Nonvolatile Register Programming Register Map Flash Register Descriptions (Flash Control Offset) Flash Register Descriptions (System Control Offset) Flash Register Descriptions (System Control Offset) Flash Register Descriptions (Gystem Control Offset) General-Purpose Input/Outputs (GPIOs) Functional Description Data Control Interrupt Control Mode Control Commit Control Pad Control General-Purpose Timers Block Diagram Functional Description GPTM Reset Conditions 32-Bit Timer Operating Modes 16-Bit Timer Operating Modes 16-Bit Timer Operating Modes 13-Bit Timer Operating Modes 16-Bit Input Edge Count Mode 16-Bit Input Edge Timing Mode 16-Bit PWM Mode Register Map Register Descriptions Watchdog Timer Block Diagram Register Descriptions Watchdog Timer Block Diagram |

| 10.3 | Initialization and Configuration | . 231 |
|--------|---|-------|
| 10.4 | Register Map | . 231 |
| 10.5 | Register Descriptions | |
| 11 | Analog-to-Digital Converter (ADC) | 253 |
| 11.1 | Block Diagram | . 253 |
| 11.2 | Functional Description | . 254 |
| 11.2.1 | Sample Sequencers | . 254 |
| 11.2.2 | Module Control | |
| 11.2.3 | Hardware Sample Averaging Circuit | . 256 |
| 11.2.4 | Analog-to-Digital Converter | . 256 |
| 11.2.5 | Differential Sampling | . 256 |
| 11.2.6 | Test Modes | . 258 |
| 11.2.7 | Internal Temperature Sensor | . 259 |
| 11.3 | Initialization and Configuration | . 259 |
| 11.3.1 | Module Initialization | . 259 |
| 11.3.2 | Sample Sequencer Configuration | . 260 |
| 11.4 | Register Map | . 260 |
| 11.5 | Register Descriptions | . 261 |
| 12 | Universal Asynchronous Receivers/Transmitters (UARTs) | 290 |
| 12.1 | Block Diagram | . 291 |
| 12.2 | Functional Description | . 291 |
| 12.2.1 | Transmit/Receive Logic | . 291 |
| 12.2.2 | Baud-Rate Generation | . 292 |
| 12.2.3 | Data Transmission | . 293 |
| 12.2.4 | Serial IR (SIR) | . 293 |
| 12.2.5 | FIFO Operation | . 294 |
| 12.2.6 | Interrupts | . 294 |
| 12.2.7 | Loopback Operation | . 295 |
| 12.2.8 | IrDA SIR block | . 295 |
| 12.3 | Initialization and Configuration | |
| 12.4 | Register Map | . 296 |
| 12.5 | Register Descriptions | . 297 |
| 13 | Synchronous Serial Interface (SSI) | |
| 13.1 | Block Diagram | |
| 13.2 | Functional Description | |
| 13.2.1 | Bit Rate Generation | |
| | FIFO Operation | |
| | Interrupts | |
| | Frame Formats | |
| 13.3 | Initialization and Configuration | |
| 13.4 | Register Map | |
| 13.5 | Register Descriptions | |
| 14 | Inter-Integrated Circuit (I ² C) Interface | . 368 |
| 14.1 | Block Diagram | . 369 |
| 14.2 | Functional Description | |
| 14.2.1 | I ² C Bus Functional Overview | . 369 |
| 14.2.2 | Available Speed Modes | . 371 |

| 14.2.3 | Interrupts | 372 |
|--|--|--|
| 14.2.4 | Loopback Operation | 373 |
| 14.2.5 | Command Sequence Flow Charts | 373 |
| 14.3 | Initialization and Configuration | 380 |
| 14.4 | Register Map | 381 |
| 14.5 | Register Descriptions (I ² C Master) | 382 |
| 14.6 | Register Descriptions (I ² C Slave) | 395 |
| 15 | Controller Area Network (CAN) Module | 404 |
| 15.1 | Block Diagram | 405 |
| 15.2 | Functional Description | 405 |
| 15.2.1 | Initialization | 406 |
| 15.2.2 | Operation | 407 |
| 15.2.3 | Transmitting Message Objects | 408 |
| 15.2.4 | Configuring a Transmit Message Object | 408 |
| 15.2.5 | Updating a Transmit Message Object | 409 |
| 15.2.6 | Accepting Received Message Objects | |
| | Receiving a Data Frame | |
| | Receiving a Remote Frame | |
| | Receive/Transmit Priority | |
| | Configuring a Receive Message Object | |
| | Handling of Received Message Objects | |
| | Handling of Interrupts | |
| | Test Mode | |
| | Bit Timing Configuration Error Considerations | |
| | Bit Time and Bit Rate | |
| | Calculating the Bit Timing Parameters | |
| 15.3 | Register Map | |
| | g | |
| 15.4 | CAN Register Descriptions | 422 |
| | CAN Register Descriptions | |
| 16 | Analog Comparators | 450 |
| 16 16.1 | Analog Comparators | 450 451 |
| 16 16.1 16.2 | Analog Comparators | 450 451 451 |
| 16 16.1 16.2 16.2.1 | Analog Comparators Block Diagram Functional Description Internal Reference Programming | 450 451 451 452 |
| 16 16.1 16.2 16.2.1 16.3 | Analog Comparators Block Diagram Functional Description Internal Reference Programming Initialization and Configuration | 450 451 451 452 453 |
| 16 16.1 16.2 16.2.1 16.3 16.4 | Analog Comparators Block Diagram Functional Description Internal Reference Programming Initialization and Configuration Register Map | 450 451 451 452 453 453 |
| 16 16.1 16.2 16.2.1 16.3 16.4 16.5 | Analog Comparators Block Diagram Functional Description Internal Reference Programming Initialization and Configuration Register Map Register Descriptions | 450 451 451 452 453 453 454 |
| 16 16.1 16.2 16.2.1 16.3 16.4 16.5 | Analog Comparators Block Diagram Functional Description Internal Reference Programming Initialization and Configuration Register Map Register Descriptions Pulse Width Modulator (PWM) | 450 451 451 452 453 453 454 462 |
| 16 16.1 16.2 16.2.1 16.3 16.4 16.5 17 | Analog Comparators Block Diagram Functional Description Internal Reference Programming Initialization and Configuration Register Map Register Descriptions Pulse Width Modulator (PWM) Block Diagram | 450 451 451 452 453 453 454 462 463 |
| 16 16.1 16.2 16.2.1 16.3 16.4 16.5 17 17.1 | Analog Comparators Block Diagram Functional Description Internal Reference Programming Initialization and Configuration Register Map Register Descriptions Pulse Width Modulator (PWM) Block Diagram Functional Description | 450 451 451 452 453 453 454 462 463 464 |
| 16 16.1 16.2 16.2.1 16.3 16.4 16.5 17 17.1 17.2 17.2.1 | Analog Comparators Block Diagram Functional Description Internal Reference Programming Initialization and Configuration Register Map Register Descriptions Pulse Width Modulator (PWM) Block Diagram Functional Description PWM Timer | 450 451 451 452 453 454 462 463 464 464 |
| 16 16.1 16.2 16.2.1 16.3 16.4 16.5 17 17.1 17.2 17.2.1 17.2.2 | Analog Comparators Block Diagram Functional Description Internal Reference Programming Initialization and Configuration Register Map Register Descriptions Pulse Width Modulator (PWM) Block Diagram Functional Description PWM Timer PWM Comparators | 450 451 451 452 453 454 462 463 464 464 464 |
| 16 16.1 16.2 16.2.1 16.3 16.4 16.5 17 17.1 17.2 17.2.1 17.2.2 17.2.3 | Analog Comparators Block Diagram Functional Description Internal Reference Programming Initialization and Configuration Register Map Register Descriptions Pulse Width Modulator (PWM) Block Diagram Functional Description PWM Timer PWM Comparators PWM Signal Generator | 450 451 451 452 453 454 462 463 464 464 464 465 |
| 16 16.1 16.2 16.2.1 16.3 16.4 16.5 17 17.1 17.2 17.2.1 17.2.2 17.2.3 17.2.4 | Analog Comparators Block Diagram Functional Description Internal Reference Programming Initialization and Configuration Register Map Register Descriptions Pulse Width Modulator (PWM) Block Diagram Functional Description PWM Timer PWM Comparators PWM Signal Generator Dead-Band Generator | 450 451 451 452 453 454 463 464 464 465 466 |
| 16 16.1 16.2 16.2.1 16.3 16.4 16.5 17 17.1 17.2 17.2.1 17.2.2 17.2.3 17.2.4 17.2.5 | Analog Comparators Block Diagram Functional Description Internal Reference Programming Initialization and Configuration Register Map Register Descriptions Pulse Width Modulator (PWM) Block Diagram Functional Description PWM Timer PWM Comparators PWM Signal Generator Dead-Band Generator Interrupt/ADC-Trigger Selector | 450 451 451 452 453 454 464 464 464 466 466 |
| 16 16.1 16.2 16.2.1 16.3 16.4 16.5 17 17.1 17.2 17.2.1 17.2.2 17.2.3 17.2.4 17.2.5 17.2.6 | Analog Comparators Block Diagram Functional Description Internal Reference Programming Initialization and Configuration Register Map Register Descriptions Pulse Width Modulator (PWM) Block Diagram Functional Description PWM Timer PWM Comparators PWM Signal Generator Dead-Band Generator Interrupt/ADC-Trigger Selector Synchronization Methods | 450 451 452 453 453 454 462 463 464 464 465 466 466 |
| 16 16.1 16.2 16.2.1 16.3 16.4 16.5 17 17.1 17.2 17.2.1 17.2.2 17.2.3 17.2.4 17.2.5 17.2.6 17.2.7 | Analog Comparators Block Diagram Functional Description Internal Reference Programming Initialization and Configuration Register Map Register Descriptions Pulse Width Modulator (PWM) Block Diagram Functional Description PWM Timer PWM Comparators PWM Signal Generator Dead-Band Generator Interrupt/ADC-Trigger Selector Synchronization Methods Fault Conditions | 450 451 452 453 453 454 462 463 464 464 465 466 467 467 |
| 16 16.1 16.2 16.2.1 16.3 16.4 16.5 17 17.1 17.2 17.2.1 17.2.2 17.2.3 17.2.4 17.2.5 17.2.6 17.2.7 17.2.8 | Analog Comparators Block Diagram Functional Description Internal Reference Programming Initialization and Configuration Register Map Register Descriptions Pulse Width Modulator (PWM) Block Diagram Functional Description PWM Timer PWM Comparators PWM Signal Generator Dead-Band Generator Interrupt/ADC-Trigger Selector Synchronization Methods Fault Conditions Output Control Block | 450 451 452 453 454 462 463 464 464 465 466 467 467 467 |
| 16 16.1 16.2 16.2.1 16.3 16.4 16.5 17 17.1 17.2 17.2.1 17.2.2 17.2.3 17.2.4 17.2.5 17.2.6 17.2.7 | Analog Comparators Block Diagram Functional Description Internal Reference Programming Initialization and Configuration Register Map Register Descriptions Pulse Width Modulator (PWM) Block Diagram Functional Description PWM Timer PWM Comparators PWM Signal Generator Dead-Band Generator Interrupt/ADC-Trigger Selector Synchronization Methods Fault Conditions | 450 451 452 453 454 464 464 464 466 466 467 467 467 |

| 17.5 | Register Descriptions | 469 |
|---------|---|-----|
| 18 | Pin Diagram | 499 |
| 19 | Signal Tables | 501 |
| 19.1 | 100-Pin LQFP Package Pin Tables | |
| 19.2 | 108-Pin BGA Package Pin Tables | 512 |
| 20 | Operating Characteristics | 524 |
| 21 | Electrical Characteristics | 525 |
| 21.1 | DC Characteristics | 525 |
| 21.1.1 | Maximum Ratings | 525 |
| 21.1.2 | Recommended DC Operating Conditions | 525 |
| 21.1.3 | On-Chip Low Drop-Out (LDO) Regulator Characteristics | 526 |
| 21.1.4 | GPIO Module Characteristics | 526 |
| 21.1.5 | Power Specifications | 526 |
| 21.1.6 | Flash Memory Characteristics | 527 |
| 21.2 | AC Characteristics | 528 |
| 21.2.1 | Load Conditions | 528 |
| 21.2.2 | Clocks | 528 |
| 21.2.3 | JTAG and Boundary Scan | 529 |
| 21.2.4 | Reset | 531 |
| 21.2.5 | Sleep Modes | 533 |
| 21.2.6 | General-Purpose I/O (GPIO) | 533 |
| 21.2.7 | Analog-to-Digital Converter | 533 |
| 21.2.8 | Synchronous Serial Interface (SSI) | 534 |
| 21.2.9 | Inter-Integrated Circuit (I ² C) Interface | 536 |
| 21.2.10 | Analog Comparator | 537 |
| Α | Serial Flash Loader | 538 |
| A.1 | Serial Flash Loader | 538 |
| A.2 | Interfaces | 538 |
| A.2.1 | UART | |
| A.2.2 | SSI | |
| A.3 | Packet Handling | 539 |
| A.3.1 | Packet Format | 539 |
| A.3.2 | Sending Packets | |
| A.3.3 | Receiving Packets | 539 |
| A.4 | Commands | |
| A.4.1 | COMMAND_PING (0X20) | |
| A.4.2 | COMMAND_GET_STATUS (0x23) | |
| A.4.3 | COMMAND_DOWNLOAD (0x21) | |
| A.4.4 | COMMAND_SEND_DATA (0x24) | |
| A.4.5 | COMMAND_RUN (0x22) | |
| A.4.6 | COMMAND_RESET (0x25) | 541 |
| В | Register Quick Reference | 543 |
| С | Ordering and Contact Information | 560 |
| C.1 | Ordering Information | |
| C.2 | Part Markings | |
| C 3 | Kits | 561 |

| D | Package Information | 562 |
|-----|---------------------|-----|
| C.4 | Support Information | 561 |

List of Figures

| Figure 1-1. | Stellaris LM3S2412 Microcontroller High-Level Block Diagram | 36 |
|---------------|---|-----|
| Figure 2-1. | CPU Block Diagram | 44 |
| Figure 2-2. | TPIU Block Diagram | 45 |
| Figure 5-1. | JTAG Module Block Diagram | 55 |
| Figure 5-2. | Test Access Port State Machine | 58 |
| Figure 5-3. | IDCODE Register Format | 64 |
| Figure 5-4. | BYPASS Register Format | 64 |
| Figure 5-5. | Boundary Scan Register Format | 65 |
| Figure 6-1. | Basic RST Configuration | |
| Figure 6-2. | External Circuitry to Extend Power-On Reset | 68 |
| Figure 6-3. | Reset Circuit Controlled by Switch | |
| Figure 6-4. | Power Architecture | 70 |
| Figure 6-5. | Main Clock Tree | |
| Figure 7-1. | Flash Block Diagram | 126 |
| Figure 8-1. | GPIO Port Block Diagram | |
| Figure 8-2. | GPIODATA Write Example | |
| Figure 8-3. | GPIODATA Read Example | |
| Figure 9-1. | GPTM Module Block Diagram | 194 |
| Figure 9-2. | 16-Bit Input Edge Count Mode Example | 198 |
| Figure 9-3. | 16-Bit Input Edge Time Mode Example | 199 |
| Figure 9-4. | 16-Bit PWM Mode Example | |
| Figure 10-1. | WDT Module Block Diagram | 230 |
| Figure 11-1. | ADC Module Block Diagram | |
| Figure 11-2. | Differential Sampling Range, V _{IN_ODD} = 1.5 V | 257 |
| Figure 11-3. | Differential Sampling Range, V _{IN_ODD} = 0.75 V | 258 |
| Figure 11-4. | Differential Sampling Range, V _{IN ODD} = 2.25 V | |
| Figure 11-5. | Internal Temperature Sensor Characteristic | 259 |
| Figure 12-1. | UART Module Block Diagram | 291 |
| Figure 12-2. | UART Character Frame | 292 |
| Figure 12-3. | IrDA Data Modulation | 294 |
| Figure 13-1. | SSI Module Block Diagram | 331 |
| Figure 13-2. | TI Synchronous Serial Frame Format (Single Transfer) | |
| Figure 13-3. | TI Synchronous Serial Frame Format (Continuous Transfer) | |
| Figure 13-4. | Freescale SPI Format (Single Transfer) with SPO=0 and SPH=0 | |
| Figure 13-5. | Freescale SPI Format (Continuous Transfer) with SPO=0 and SPH=0 | 335 |
| Figure 13-6. | Freescale SPI Frame Format with SPO=0 and SPH=1 | |
| Figure 13-7. | Freescale SPI Frame Format (Single Transfer) with SPO=1 and SPH=0 | 337 |
| Figure 13-8. | Freescale SPI Frame Format (Continuous Transfer) with SPO=1 and SPH=0 | 337 |
| Figure 13-9. | Freescale SPI Frame Format with SPO=1 and SPH=1 | 338 |
| Figure 13-10. | MICROWIRE Frame Format (Single Frame) | 339 |
| Figure 13-11. | MICROWIRE Frame Format (Continuous Transfer) | 340 |
| Figure 13-12. | MICROWIRE Frame Format, SSIFss Input Setup and Hold Requirements | 340 |
| Figure 14-1. | I ² C Block Diagram | 369 |
| Figure 14-2. | I ² C Bus Configuration | 369 |
| Figure 14-3. | START and STOP Conditions | 370 |

| Figure 14-4. | Complete Data Transfer with a 7-Bit Address | 370 |
|---------------|---|-----|
| Figure 14-5. | R/S Bit in First Byte | 370 |
| Figure 14-6. | Data Validity During Bit Transfer on the I ² C Bus | 371 |
| Figure 14-7. | Master Single SEND | |
| Figure 14-8. | Master Single RECEIVE | |
| Figure 14-9. | Master Burst SEND | 376 |
| Figure 14-10. | Master Burst RECEIVE | 377 |
| Figure 14-11. | Master Burst RECEIVE after Burst SEND | 378 |
| Figure 14-12. | Master Burst SEND after Burst RECEIVE | 379 |
| Figure 14-13. | Slave Command Sequence | 380 |
| Figure 15-1. | CAN Controller Block Diagram | 405 |
| Figure 15-2. | CAN Data/Remote Frame | 406 |
| Figure 15-3. | Message Objects in a FIFO Buffer | 414 |
| Figure 15-4. | CAN Bit Time | 418 |
| Figure 16-1. | Analog Comparator Module Block Diagram | 451 |
| Figure 16-2. | Structure of Comparator Unit | 452 |
| Figure 16-3. | Comparator Internal Reference Structure | 452 |
| Figure 17-1. | PWM Unit Diagram | |
| Figure 17-2. | PWM Module Block Diagram | 464 |
| Figure 17-3. | PWM Count-Down Mode | 465 |
| Figure 17-4. | PWM Count-Up/Down Mode | 465 |
| Figure 17-5. | PWM Generation Example In Count-Up/Down Mode | 466 |
| Figure 17-6. | PWM Dead-Band Generator | 466 |
| Figure 18-1. | 100-Pin LQFP Package Pin Diagram | 499 |
| Figure 18-2. | 108-Ball BGA Package Pin Diagram (Top View) | 500 |
| Figure 21-1. | Load Conditions | 528 |
| Figure 21-2. | JTAG Test Clock Input Timing | 530 |
| Figure 21-3. | JTAG Test Access Port (TAP) Timing | 531 |
| Figure 21-4. | JTAG TRST Timing | 531 |
| Figure 21-5. | External Reset Timing (RST) | 532 |
| Figure 21-6. | Power-On Reset Timing | 532 |
| Figure 21-7. | Brown-Out Reset Timing | 532 |
| Figure 21-8. | Software Reset Timing | 532 |
| Figure 21-9. | Watchdog Reset Timing | 533 |
| Figure 21-10. | ADC Input Equivalency Diagram | 534 |
| Figure 21-11. | SSI Timing for TI Frame Format (FRF=01), Single Transfer Timing | |
| | Measurement | |
| Figure 21-12. | SSI Timing for MICROWIRE Frame Format (FRF=10), Single Transfer | 535 |
| Figure 21-13. | SSI Timing for SPI Frame Format (FRF=00), with SPH=1 | 536 |
| Figure 21-14. | I ² C Timing | 537 |
| Figure D-1. | 100-Pin LQFP Package | 562 |
| Figure D-2. | 108-Ball BGA Package | 564 |

List of Tables

| Table 1. | Revision History | 20 |
|-------------|--|-----|
| Table 2. | Documentation Conventions | 24 |
| Table 3-1. | Memory Map | 49 |
| Table 4-1. | Exception Types | 51 |
| Table 4-2. | Interrupts | 52 |
| Table 5-1. | JTAG Port Pins Reset State | 56 |
| Table 5-2. | JTAG Instruction Register Commands | 61 |
| Table 6-1. | System Control Register Map | 75 |
| Table 7-1. | Flash Protection Policy Combinations | 127 |
| Table 7-2. | User-Programmable Flash Memory Resident Registers | 129 |
| Table 7-3. | Flash Register Map | 130 |
| Table 8-1. | GPIO Pad Configuration Examples | 155 |
| Table 8-2. | GPIO Interrupt Configuration Example | 155 |
| Table 8-3. | GPIO Register Map | 157 |
| Table 9-1. | Available CCP Pins | 194 |
| Table 9-2. | 16-Bit Timer With Prescaler Configurations | 197 |
| Table 9-3. | Timers Register Map | 203 |
| Table 10-1. | Watchdog Timer Register Map | 231 |
| Table 11-1. | Samples and FIFO Depth of Sequencers | 254 |
| Table 11-2. | Differential Sampling Pairs | 256 |
| Table 11-3. | ADC Register Map | 260 |
| Table 12-1. | UART Register Map | 296 |
| Table 13-1. | SSI Register Map | 341 |
| Table 14-1. | Examples of I ² C Master Timer Period versus Speed Mode | 372 |
| Table 14-2. | Inter-Integrated Circuit (I ² C) Interface Register Map | 381 |
| Table 14-3. | Write Field Decoding for I2CMCS[3:0] Field (Sheet 1 of 3) | 386 |
| Table 15-1. | CAN Protocol Ranges | 418 |
| Table 15-2. | CANBIT Register Values | 418 |
| Table 15-3. | CAN Register Map | 421 |
| Table 16-1. | Internal Reference Voltage and ACREFCTL Field Values | 452 |
| Table 16-2. | Analog Comparators Register Map | 454 |
| Table 17-1. | PWM Register Map | 468 |
| Table 19-1. | Signals by Pin Number | 501 |
| Table 19-2. | Signals by Signal Name | 505 |
| Table 19-3. | Signals by Function, Except for GPIO | 508 |
| Table 19-4. | GPIO Pins and Alternate Functions | 511 |
| Table 19-5. | Signals by Pin Number | 512 |
| Table 19-6. | Signals by Signal Name | 516 |
| Table 19-7. | Signals by Function, Except for GPIO | 520 |
| Table 19-8. | GPIO Pins and Alternate Functions | 522 |
| Table 20-1. | Temperature Characteristics | 524 |
| Table 20-2. | Thermal Characteristics | 524 |
| Table 20-3. | ESD Absolute Maximum Ratings | 524 |
| Table 21-1. | Maximum Ratings | 525 |
| Table 21-2. | Recommended DC Operating Conditions | 525 |
| Table 21-3. | LDO Regulator Characteristics | 526 |

| Table 21-4. | GPIO Module DC Characteristics | . 526 |
|--------------|---|-------|
| Table 21-5. | Detailed Power Specifications | . 527 |
| Table 21-6. | Flash Memory Characteristics | . 527 |
| Table 21-7. | Phase Locked Loop (PLL) Characteristics | . 528 |
| Table 21-8. | Actual PLL Frequency | . 528 |
| Table 21-9. | Clock Characteristics | . 529 |
| Table 21-10. | Crystal Characteristics | . 529 |
| Table 21-11. | System Clock Characteristics with ADC Operation | . 529 |
| Table 21-12. | JTAG Characteristics | . 529 |
| Table 21-13. | Reset Characteristics | . 531 |
| Table 21-14. | Sleep Modes AC Characteristics | . 533 |
| Table 21-15. | GPIO Characteristics | . 533 |
| Table 21-16. | ADC Characteristics | . 533 |
| Table 21-17. | ADC Module Internal Reference Characteristics | . 534 |
| Table 21-18. | SSI Characteristics | . 534 |
| Table 21-19. | I ² C Characteristics | . 536 |
| Table 21-20. | Analog Comparator Characteristics | . 537 |
| Table 21-21. | Analog Comparator Voltage Reference Characteristics | |
| Table C-1. | Part Ordering Information | |
| | | |

List of Registers

| System Co | ntrol | 66 |
|--------------|---|-----|
| Register 1: | Device Identification 0 (DID0), offset 0x000 | 77 |
| Register 2: | Brown-Out Reset Control (PBORCTL), offset 0x030 | 79 |
| Register 3: | LDO Power Control (LDOPCTL), offset 0x034 | 80 |
| Register 4: | Raw Interrupt Status (RIS), offset 0x050 | 81 |
| Register 5: | Interrupt Mask Control (IMC), offset 0x054 | |
| Register 6: | Masked Interrupt Status and Clear (MISC), offset 0x058 | 83 |
| Register 7: | Reset Cause (RESC), offset 0x05C | 84 |
| Register 8: | Run-Mode Clock Configuration (RCC), offset 0x060 | 85 |
| Register 9: | XTAL to PLL Translation (PLLCFG), offset 0x064 | 90 |
| Register 10: | Run-Mode Clock Configuration 2 (RCC2), offset 0x070 | 91 |
| Register 11: | Deep Sleep Clock Configuration (DSLPCLKCFG), offset 0x144 | 93 |
| Register 12: | Device Identification 1 (DID1), offset 0x004 | 94 |
| Register 13: | Device Capabilities 0 (DC0), offset 0x008 | 96 |
| Register 14: | Device Capabilities 1 (DC1), offset 0x010 | 97 |
| Register 15: | Device Capabilities 2 (DC2), offset 0x014 | 99 |
| Register 16: | Device Capabilities 3 (DC3), offset 0x018 | 101 |
| Register 17: | Device Capabilities 4 (DC4), offset 0x01C | |
| Register 18: | Run Mode Clock Gating Control Register 0 (RCGC0), offset 0x100 | 104 |
| Register 19: | Sleep Mode Clock Gating Control Register 0 (SCGC0), offset 0x110 | |
| Register 20: | Deep Sleep Mode Clock Gating Control Register 0 (DCGC0), offset 0x120 | 108 |
| Register 21: | Run Mode Clock Gating Control Register 1 (RCGC1), offset 0x104 | 110 |
| Register 22: | Sleep Mode Clock Gating Control Register 1 (SCGC1), offset 0x114 | 112 |
| Register 23: | Deep Sleep Mode Clock Gating Control Register 1 (DCGC1), offset 0x124 | 114 |
| Register 24: | Run Mode Clock Gating Control Register 2 (RCGC2), offset 0x108 | |
| Register 25: | Sleep Mode Clock Gating Control Register 2 (SCGC2), offset 0x118 | |
| Register 26: | Deep Sleep Mode Clock Gating Control Register 2 (DCGC2), offset 0x128 | |
| Register 27: | Software Reset Control 0 (SRCR0), offset 0x040 | |
| Register 28: | Software Reset Control 1 (SRCR1), offset 0x044 | |
| Register 29: | Software Reset Control 2 (SRCR2), offset 0x048 | 125 |
| Internal Me | mory | 126 |
| Register 1: | Flash Memory Address (FMA), offset 0x000 | 131 |
| Register 2: | Flash Memory Data (FMD), offset 0x004 | 132 |
| Register 3: | Flash Memory Control (FMC), offset 0x008 | |
| Register 4: | Flash Controller Raw Interrupt Status (FCRIS), offset 0x00C | 135 |
| Register 5: | Flash Controller Interrupt Mask (FCIM), offset 0x010 | 136 |
| Register 6: | Flash Controller Masked Interrupt Status and Clear (FCMISC), offset 0x014 | 137 |
| Register 7: | USec Reload (USECRL), offset 0x140 | |
| Register 8: | Flash Memory Protection Read Enable 0 (FMPRE0), offset 0x130 and 0x200 | 140 |
| Register 9: | Flash Memory Protection Program Enable 0 (FMPPE0), offset 0x134 and 0x400 | 141 |
| Register 10: | User Debug (USER_DBG), offset 0x1D0 | |
| Register 11: | User Register 0 (USER_REG0), offset 0x1E0 | |
| Register 12: | User Register 1 (USER_REG1), offset 0x1E4 | |
| Register 13: | Flash Memory Protection Read Enable 1 (FMPRE1), offset 0x204 | |
| Register 14: | Flash Memory Protection Read Enable 2 (FMPRE2), offset 0x208 | 146 |

| Register 15: | Flash Memory Protection Read Enable 3 (FMPRE3), offset 0x20C | 147 |
|--------------|---|-----|
| Register 16: | Flash Memory Protection Program Enable 1 (FMPPE1), offset 0x404 | 148 |
| Register 17: | Flash Memory Protection Program Enable 2 (FMPPE2), offset 0x408 | 149 |
| Register 18: | Flash Memory Protection Program Enable 3 (FMPPE3), offset 0x40C | 150 |
| General-Pur | rpose Input/Outputs (GPIOs) | 151 |
| Register 1: | GPIO Data (GPIODATA), offset 0x000 | |
| Register 2: | GPIO Direction (GPIODIR), offset 0x400 | 160 |
| Register 3: | GPIO Interrupt Sense (GPIOIS), offset 0x404 | |
| Register 4: | GPIO Interrupt Both Edges (GPIOIBE), offset 0x408 | 162 |
| Register 5: | GPIO Interrupt Event (GPIOIEV), offset 0x40C | 163 |
| Register 6: | GPIO Interrupt Mask (GPIOIM), offset 0x410 | 164 |
| Register 7: | GPIO Raw Interrupt Status (GPIORIS), offset 0x414 | 165 |
| Register 8: | GPIO Masked Interrupt Status (GPIOMIS), offset 0x418 | 166 |
| Register 9: | GPIO Interrupt Clear (GPIOICR), offset 0x41C | 167 |
| Register 10: | GPIO Alternate Function Select (GPIOAFSEL), offset 0x420 | 168 |
| Register 11: | GPIO 2-mA Drive Select (GPIODR2R), offset 0x500 | 170 |
| Register 12: | GPIO 4-mA Drive Select (GPIODR4R), offset 0x504 | 171 |
| Register 13: | GPIO 8-mA Drive Select (GPIODR8R), offset 0x508 | 172 |
| Register 14: | GPIO Open Drain Select (GPIOODR), offset 0x50C | 173 |
| Register 15: | GPIO Pull-Up Select (GPIOPUR), offset 0x510 | 174 |
| Register 16: | GPIO Pull-Down Select (GPIOPDR), offset 0x514 | 175 |
| Register 17: | GPIO Slew Rate Control Select (GPIOSLR), offset 0x518 | 176 |
| Register 18: | GPIO Digital Enable (GPIODEN), offset 0x51C | 177 |
| Register 19: | GPIO Lock (GPIOLOCK), offset 0x520 | |
| Register 20: | GPIO Commit (GPIOCR), offset 0x524 | 179 |
| Register 21: | GPIO Peripheral Identification 4 (GPIOPeriphID4), offset 0xFD0 | 181 |
| Register 22: | GPIO Peripheral Identification 5 (GPIOPeriphID5), offset 0xFD4 | 182 |
| Register 23: | GPIO Peripheral Identification 6 (GPIOPeriphID6), offset 0xFD8 | 183 |
| Register 24: | GPIO Peripheral Identification 7 (GPIOPeriphID7), offset 0xFDC | 184 |
| Register 25: | GPIO Peripheral Identification 0 (GPIOPeriphID0), offset 0xFE0 | 185 |
| Register 26: | GPIO Peripheral Identification 1 (GPIOPeriphID1), offset 0xFE4 | 186 |
| Register 27: | GPIO Peripheral Identification 2 (GPIOPeriphID2), offset 0xFE8 | 187 |
| Register 28: | GPIO Peripheral Identification 3 (GPIOPeriphID3), offset 0xFEC | |
| Register 29: | GPIO PrimeCell Identification 0 (GPIOPCellID0), offset 0xFF0 | 189 |
| Register 30: | GPIO PrimeCell Identification 1 (GPIOPCellID1), offset 0xFF4 | 190 |
| Register 31: | GPIO PrimeCell Identification 2 (GPIOPCellID2), offset 0xFF8 | 191 |
| Register 32: | GPIO PrimeCell Identification 3 (GPIOPCellID3), offset 0xFFC | 192 |
| General-Pur | rpose Timers | 193 |
| Register 1: | GPTM Configuration (GPTMCFG), offset 0x000 | 205 |
| Register 2: | GPTM TimerA Mode (GPTMTAMR), offset 0x004 | |
| Register 3: | GPTM TimerB Mode (GPTMTBMR), offset 0x008 | |
| Register 4: | GPTM Control (GPTMCTL), offset 0x00C | |
| Register 5: | GPTM Interrupt Mask (GPTMIMR), offset 0x018 | |
| Register 6: | GPTM Raw Interrupt Status (GPTMRIS), offset 0x01C | |
| Register 7: | GPTM Masked Interrupt Status (GPTMMIS), offset 0x020 | |
| Register 8: | GPTM Interrupt Clear (GPTMICR), offset 0x024 | |
| Register 9: | GPTM TimerA Interval Load (GPTMTAILR), offset 0x024 | |
| Register 10: | GPTM TimerB Interval Load (GPTMTBILR), offset 0x02C | |

| Register 11: | GPTM TimerA Match (GPTMTAMATCHR), offset 0x030 | 221 |
|-----------------------|--|-----|
| Register 12: | GPTM TimerB Match (GPTMTBMATCHR), offset 0x034 | 222 |
| Register 13: | GPTM TimerA Prescale (GPTMTAPR), offset 0x038 | 223 |
| Register 14: | GPTM TimerB Prescale (GPTMTBPR), offset 0x03C | 224 |
| Register 15: | GPTM TimerA Prescale Match (GPTMTAPMR), offset 0x040 | 225 |
| Register 16: | GPTM TimerB Prescale Match (GPTMTBPMR), offset 0x044 | 226 |
| Register 17: | GPTM TimerA (GPTMTAR), offset 0x048 | 227 |
| Register 18: | GPTM TimerB (GPTMTBR), offset 0x04C | 228 |
| Watchdog ¹ | Timer | 229 |
| Register 1: | Watchdog Load (WDTLOAD), offset 0x000 | |
| Register 2: | Watchdog Value (WDTVALUE), offset 0x004 | |
| Register 3: | Watchdog Control (WDTCTL), offset 0x008 | 235 |
| Register 4: | Watchdog Interrupt Clear (WDTICR), offset 0x00C | |
| Register 5: | Watchdog Raw Interrupt Status (WDTRIS), offset 0x010 | 237 |
| Register 6: | Watchdog Masked Interrupt Status (WDTMIS), offset 0x014 | |
| Register 7: | Watchdog Test (WDTTEST), offset 0x418 | |
| Register 8: | Watchdog Lock (WDTLOCK), offset 0xC00 | 240 |
| Register 9: | Watchdog Peripheral Identification 4 (WDTPeriphID4), offset 0xFD0 | 241 |
| Register 10: | Watchdog Peripheral Identification 5 (WDTPeriphID5), offset 0xFD4 | 242 |
| Register 11: | Watchdog Peripheral Identification 6 (WDTPeriphID6), offset 0xFD8 | 243 |
| Register 12: | Watchdog Peripheral Identification 7 (WDTPeriphID7), offset 0xFDC | 244 |
| Register 13: | Watchdog Peripheral Identification 0 (WDTPeriphID0), offset 0xFE0 | 245 |
| Register 14: | Watchdog Peripheral Identification 1 (WDTPeriphID1), offset 0xFE4 | 246 |
| Register 15: | Watchdog Peripheral Identification 2 (WDTPeriphID2), offset 0xFE8 | 247 |
| Register 16: | Watchdog Peripheral Identification 3 (WDTPeriphID3), offset 0xFEC | 248 |
| Register 17: | Watchdog PrimeCell Identification 0 (WDTPCellID0), offset 0xFF0 | 249 |
| Register 18: | Watchdog PrimeCell Identification 1 (WDTPCellID1), offset 0xFF4 | 250 |
| Register 19: | Watchdog PrimeCell Identification 2 (WDTPCellID2), offset 0xFF8 | 251 |
| Register 20: | Watchdog PrimeCell Identification 3 (WDTPCellID3), offset 0xFFC | 252 |
| Analog-to-I | Digital Converter (ADC) | 253 |
| Register 1: | ADC Active Sample Sequencer (ADCACTSS), offset 0x000 | |
| Register 2: | ADC Raw Interrupt Status (ADCRIS), offset 0x004 | 263 |
| Register 3: | ADC Interrupt Mask (ADCIM), offset 0x008 | |
| Register 4: | ADC Interrupt Status and Clear (ADCISC), offset 0x00C | |
| Register 5: | ADC Overflow Status (ADCOSTAT), offset 0x010 | 267 |
| Register 6: | ADC Event Multiplexer Select (ADCEMUX), offset 0x014 | |
| Register 7: | ADC Underflow Status (ADCUSTAT), offset 0x018 | |
| Register 8: | ADC Sample Sequencer Priority (ADCSSPRI), offset 0x020 | 273 |
| Register 9: | ADC Processor Sample Sequence Initiate (ADCPSSI), offset 0x028 | 275 |
| Register 10: | ADC Sample Averaging Control (ADCSAC), offset 0x030 | 276 |
| Register 11: | ADC Sample Sequence Input Multiplexer Select 0 (ADCSSMUX0), offset 0x040 | 277 |
| Register 12: | ADC Sample Sequence Control 0 (ADCSSCTL0), offset 0x044 | 279 |
| Register 13: | ADC Sample Sequence Result FIFO 0 (ADCSSFIFO0), offset 0x048 | |
| Register 14: | ADC Sample Sequence Result FIFO 1 (ADCSSFIFO1), offset 0x068 | 282 |
| Register 15: | ADC Sample Sequence Result FIFO 2 (ADCSSFIFO2), offset 0x088 | 282 |
| Register 16: | ADC Sample Sequence Result FIFO 3 (ADCSSFIFO3), offset 0x0A8 | 282 |
| Register 17: | ADC Sample Sequence FIFO 0 Status (ADCSSFSTAT0), offset 0x04C | 283 |
| Register 18: | ADC Sample Sequence FIFO 1 Status (ADCSSFSTAT1), offset 0x06C | 283 |

| Register 19: | ADC Sample Sequence FIFO 2 Status (ADCSSFSTAT2), offset 0x08C | 283 |
|------------------|--|-----|
| Register 20: | ADC Sample Sequence FIFO 3 Status (ADCSSFSTAT3), offset 0x0AC | 283 |
| Register 21: | ADC Sample Sequence Input Multiplexer Select 1 (ADCSSMUX1), offset 0x060 | 284 |
| Register 22: | ADC Sample Sequence Input Multiplexer Select 2 (ADCSSMUX2), offset 0x080 | 284 |
| Register 23: | ADC Sample Sequence Control 1 (ADCSSCTL1), offset 0x064 | 285 |
| Register 24: | ADC Sample Sequence Control 2 (ADCSSCTL2), offset 0x084 | 285 |
| Register 25: | ADC Sample Sequence Input Multiplexer Select 3 (ADCSSMUX3), offset 0x0A0 | 287 |
| Register 26: | ADC Sample Sequence Control 3 (ADCSSCTL3), offset 0x0A4 | 288 |
| Register 27: | ADC Test Mode Loopback (ADCTMLB), offset 0x100 | 289 |
| Universal A | synchronous Receivers/Transmitters (UARTs) | 290 |
| Register 1: | UART Data (UARTDR), offset 0x000 | |
| Register 2: | UART Receive Status/Error Clear (UARTRSR/UARTECR), offset 0x004 | 300 |
| Register 3: | UART Flag (UARTFR), offset 0x018 | 302 |
| Register 4: | UART IrDA Low-Power Register (UARTILPR), offset 0x020 | 304 |
| Register 5: | UART Integer Baud-Rate Divisor (UARTIBRD), offset 0x024 | 305 |
| Register 6: | UART Fractional Baud-Rate Divisor (UARTFBRD), offset 0x028 | 306 |
| Register 7: | UART Line Control (UARTLCRH), offset 0x02C | 307 |
| Register 8: | UART Control (UARTCTL), offset 0x030 | |
| Register 9: | UART Interrupt FIFO Level Select (UARTIFLS), offset 0x034 | 311 |
| Register 10: | UART Interrupt Mask (UARTIM), offset 0x038 | 313 |
| Register 11: | UART Raw Interrupt Status (UARTRIS), offset 0x03C | 315 |
| Register 12: | UART Masked Interrupt Status (UARTMIS), offset 0x040 | 316 |
| Register 13: | UART Interrupt Clear (UARTICR), offset 0x044 | 317 |
| Register 14: | UART Peripheral Identification 4 (UARTPeriphID4), offset 0xFD0 | 319 |
| Register 15: | UART Peripheral Identification 5 (UARTPeriphID5), offset 0xFD4 | 320 |
| Register 16: | UART Peripheral Identification 6 (UARTPeriphID6), offset 0xFD8 | 321 |
| Register 17: | UART Peripheral Identification 7 (UARTPeriphID7), offset 0xFDC | 322 |
| Register 18: | UART Peripheral Identification 0 (UARTPeriphID0), offset 0xFE0 | 323 |
| Register 19: | UART Peripheral Identification 1 (UARTPeriphID1), offset 0xFE4 | 324 |
| Register 20: | UART Peripheral Identification 2 (UARTPeriphID2), offset 0xFE8 | 325 |
| Register 21: | UART Peripheral Identification 3 (UARTPeriphID3), offset 0xFEC | 326 |
| Register 22: | UART PrimeCell Identification 0 (UARTPCellID0), offset 0xFF0 | 327 |
| Register 23: | UART PrimeCell Identification 1 (UARTPCellID1), offset 0xFF4 | 328 |
| Register 24: | UART PrimeCell Identification 2 (UARTPCellID2), offset 0xFF8 | 329 |
| Register 25: | UART PrimeCell Identification 3 (UARTPCellID3), offset 0xFFC | 330 |
| Synchrono | us Serial Interface (SSI) | 331 |
| Register 1: | SSI Control 0 (SSICR0), offset 0x000 | 343 |
| Register 2: | SSI Control 1 (SSICR1), offset 0x004 | |
| Register 3: | SSI Data (SSIDR), offset 0x008 | 347 |
| Register 4: | SSI Status (SSISR), offset 0x00C | 348 |
| Register 5: | SSI Clock Prescale (SSICPSR), offset 0x010 | 350 |
| Register 6: | SSI Interrupt Mask (SSIIM), offset 0x014 | 351 |
| Register 7: | SSI Raw Interrupt Status (SSIRIS), offset 0x018 | 353 |
| Register 8: | SSI Masked Interrupt Status (SSIMIS), offset 0x01C | |
| Register 9: | SSI Interrupt Clear (SSIICR), offset 0x020 | 355 |
| Register 10: | SSI Peripheral Identification 4 (SSIPeriphID4), offset 0xFD0 | 356 |
| Register 11: | SSI Peripheral Identification 5 (SSIPeriphID5), offset 0xFD4 | 357 |
| Register 12: | SSI Peripheral Identification 6 (SSIPeriphID6), offset 0xFD8 | 358 |

| Register 13: | SSI Peripheral Identification 7 (SSIPeriphID7), offset 0xFDC | 359 |
|--------------|---|-----|
| Register 14: | SSI Peripheral Identification 0 (SSIPeriphID0), offset 0xFE0 | 360 |
| Register 15: | SSI Peripheral Identification 1 (SSIPeriphID1), offset 0xFE4 | 361 |
| Register 16: | SSI Peripheral Identification 2 (SSIPeriphID2), offset 0xFE8 | 362 |
| Register 17: | SSI Peripheral Identification 3 (SSIPeriphID3), offset 0xFEC | 363 |
| Register 18: | SSI PrimeCell Identification 0 (SSIPCelIID0), offset 0xFF0 | 364 |
| Register 19: | SSI PrimeCell Identification 1 (SSIPCelIID1), offset 0xFF4 | 365 |
| Register 20: | SSI PrimeCell Identification 2 (SSIPCelIID2), offset 0xFF8 | 366 |
| Register 21: | SSI PrimeCell Identification 3 (SSIPCelIID3), offset 0xFFC | 367 |
| Inter-Integr | ated Circuit (I ² C) Interface | 368 |
| Register 1: | I ² C Master Slave Address (I2CMSA), offset 0x000 | 383 |
| Register 2: | I ² C Master Control/Status (I2CMCS), offset 0x004 | 384 |
| Register 3: | I ² C Master Data (I2CMDR), offset 0x008 | 388 |
| Register 4: | I ² C Master Timer Period (I2CMTPR), offset 0x00C | |
| Register 5: | I ² C Master Interrupt Mask (I2CMIMR), offset 0x010 | |
| Register 6: | I ² C Master Raw Interrupt Status (I2CMRIS), offset 0x014 | |
| Register 7: | I ² C Master Masked Interrupt Status (I2CMMIS), offset 0x018 | |
| Register 8: | I ² C Master Interrupt Clear (I2CMICR), offset 0x01C | |
| Register 9: | I ² C Master Configuration (I2CMCR), offset 0x020 | |
| Register 10: | I ² C Slave Own Address (I2CSOAR), offset 0x000 | |
| Register 11: | I ² C Slave Control/Status (I2CSCSR), offset 0x004 | |
| Register 12: | I ² C Slave Data (I2CSDR), offset 0x008 | 399 |
| Register 13: | I ² C Slave Interrupt Mask (I2CSIMR), offset 0x00C | |
| Register 14: | I ² C Slave Raw Interrupt Status (I2CSRIS), offset 0x010 | |
| Register 15: | I ² C Slave Masked Interrupt Status (I2CSMIS), offset 0x014 | |
| Register 16: | I ² C Slave Interrupt Clear (I2CSICR), offset 0x018 | |
| Controller A | Area Network (CAN) Module | 404 |
| Register 1: | CAN Control (CANCTL), offset 0x000 | |
| Register 2: | CAN Status (CANSTS), offset 0x004 | |
| Register 3: | CAN Error Counter (CANERR), offset 0x008 | |
| Register 4: | CAN Bit Timing (CANBIT), offset 0x00C | |
| Register 5: | CAN Interrupt (CANINT), offset 0x010 | |
| Register 6: | CAN Test (CANTST), offset 0x014 | |
| Register 7: | CAN Baud Rate Prescaler Extension (CANBRPE), offset 0x018 | |
| Register 8: | CAN IF1 Command Request (CANIF1CRQ), offset 0x020 | |
| Register 9: | CAN IF2 Command Request (CANIF2CRQ), offset 0x080 | |
| Register 10: | CAN IF1 Command Mask (CANIF1CMSK), offset 0x024 | |
| Register 11: | CAN IF2 Command Mask (CANIF2CMSK), offset 0x084 | 436 |
| Register 12: | CAN IF1 Mask 1 (CANIF1MSK1), offset 0x028 | |
| Register 13: | CAN IF2 Mask 1 (CANIF2MSK1), offset 0x088 | 438 |
| Register 14: | CAN IF1 Mask 2 (CANIF1MSK2), offset 0x02C | |
| Register 15: | CAN IF2 Mask 2 (CANIF2MSK2), offset 0x08C | |
| Register 16: | CAN IF1 Arbitration 1 (CANIF1ARB1), offset 0x030 | |
| Register 17: | CAN IF2 Arbitration 1 (CANIF2ARB1), offset 0x090 | |
| Register 18: | CAN IF1 Arbitration 2 (CANIF1ARB2), offset 0x034 | 441 |
| Register 19: | CAN IF2 Arbitration 2 (CANIF2ARB2), offset 0x094 | |
| Register 20: | CAN IF1 Message Control (CANIF1MCTL), offset 0x038 | 443 |

| Register 21: | CAN IF2 Message Control (CANIF2MCTL), offset 0x098 | 443 |
|--------------|--|-----|
| Register 22: | CAN IF1 Data A1 (CANIF1DA1), offset 0x03C | 445 |
| Register 23: | CAN IF1 Data A2 (CANIF1DA2), offset 0x040 | 445 |
| Register 24: | CAN IF1 Data B1 (CANIF1DB1), offset 0x044 | 445 |
| Register 25: | CAN IF1 Data B2 (CANIF1DB2), offset 0x048 | 445 |
| Register 26: | CAN IF2 Data A1 (CANIF2DA1), offset 0x09C | 445 |
| Register 27: | CAN IF2 Data A2 (CANIF2DA2), offset 0x0A0 | 445 |
| Register 28: | CAN IF2 Data B1 (CANIF2DB1), offset 0x0A4 | 445 |
| Register 29: | CAN IF2 Data B2 (CANIF2DB2), offset 0x0A8 | |
| Register 30: | CAN Transmission Request 1 (CANTXRQ1), offset 0x100 | 446 |
| Register 31: | CAN Transmission Request 2 (CANTXRQ2), offset 0x104 | 446 |
| Register 32: | CAN New Data 1 (CANNWDA1), offset 0x120 | 447 |
| Register 33: | CAN New Data 2 (CANNWDA2), offset 0x124 | 447 |
| Register 34: | CAN Message 1 Interrupt Pending (CANMSG1INT), offset 0x140 | 448 |
| Register 35: | CAN Message 2 Interrupt Pending (CANMSG2INT), offset 0x144 | 448 |
| Register 36: | CAN Message 1 Valid (CANMSG1VAL), offset 0x160 | 449 |
| Register 37: | CAN Message 2 Valid (CANMSG2VAL), offset 0x164 | 449 |
| Analog Con | nparators | 450 |
| Register 1: | Analog Comparator Masked Interrupt Status (ACMIS), offset 0x000 | |
| Register 2: | Analog Comparator Raw Interrupt Status (ACRIS), offset 0x004 | |
| Register 3: | Analog Comparator Interrupt Enable (ACINTEN), offset 0x008 | |
| Register 4: | Analog Comparator Reference Voltage Control (ACREFCTL), offset 0x010 | |
| Register 5: | Analog Comparator Status 0 (ACSTAT0), offset 0x020 | |
| Register 6: | Analog Comparator Status 1 (ACSTAT1), offset 0x040 | |
| Register 7: | Analog Comparator Control 0 (ACCTL0), offset 0x024 | 460 |
| Register 8: | Analog Comparator Control 1 (ACCTL1), offset 0x044 | 460 |
| Pulse Width | n Modulator (PWM) | 462 |
| Register 1: | PWM Master Control (PWMCTL), offset 0x000 | 470 |
| Register 2: | PWM Time Base Sync (PWMSYNC), offset 0x004 | |
| Register 3: | PWM Output Enable (PWMENABLE), offset 0x008 | |
| Register 4: | PWM Output Inversion (PWMINVERT), offset 0x00C | |
| Register 5: | PWM Output Fault (PWMFAULT), offset 0x010 | |
| Register 6: | PWM Interrupt Enable (PWMINTEN), offset 0x014 | |
| Register 7: | PWM Raw Interrupt Status (PWMRIS), offset 0x018 | |
| Register 8: | PWM Interrupt Status and Clear (PWMISC), offset 0x01C | |
| Register 9: | PWM Status (PWMSTATUS), offset 0x020 | |
| Register 10: | PWM0 Control (PWM0CTL), offset 0x040 | |
| Register 11: | PWM0 Interrupt and Trigger Enable (PWM0INTEN), offset 0x044 | 481 |
| Register 12: | PWM0 Raw Interrupt Status (PWM0RIS), offset 0x048 | |
| Register 13: | PWM0 Interrupt Status and Clear (PWM0ISC), offset 0x04C | |
| Register 14: | PWM0 Load (PWM0LOAD), offset 0x050 | 486 |
| Register 15: | PWM0 Counter (PWM0COUNT), offset 0x054 | |
| Register 16: | PWM0 Compare A (PWM0CMPA), offset 0x058 | |
| Register 17: | PWM0 Compare B (PWM0CMPB), offset 0x05C | 489 |
| Register 18: | PWM0 Generator A Control (PWM0GENA), offset 0x060 | |
| Register 19: | PWM0 Generator B Control (PWM0GENB), offset 0x064 | 493 |
| Register 20: | PWM0 Dead-Band Control (PWM0DBCTL), offset 0x068 | |
| Register 21: | PWM0 Dead-Band Rising-Edge Delay (PWM0DBRISE), offset 0x06C | |

Revision History

The revision history table notes changes made between the indicated revisions of the LM3S2412 data sheet.

Table 1. Revision History

| Date | Revision | Description |
|------------|----------|--|
| March 2008 | 2550 | Started tracking revision history. |
| April 2008 | 2881 | ■ The Θ _{JA} value was changed from 55.3 to 34 in the "Thermal Characteristics" table in the Operating Characteristics chapter. |
| | | ■ Bit 31 of the DC3 register was incorrectly described in prior versions of the data sheet. A reset of 1 indicates that an even CCP pin is present and can be used as a 32-KHz input clock. |
| | | ■ Values for I _{DD_HIBERNATE} were added to the "Detailed Power Specifications" table in the "Electrical Characteristics" chapter. |
| | | ■ The "Hibernation Module DC Electricals" table was added to the "Electrical Characteristics" chapter. |
| | | ■ The maximum value on Core supply voltage (V _{DD25}) in the "Maximum Ratings" table in the "Electrical Characteristics" chapter was changed from 4 to 3. |
| | | ■ The operational frequency of the internal 30-kHz oscillator clock source is 30 kHz ± 50% (prior data sheets incorrectly noted it as 30 kHz ± 30%). |
| | | A value of 0x3 in bits 5:4 of the MISC register (OSCSRC) indicates the 30-KHz internal oscillator is the input source for the oscillator. Prior data sheets incorrectly noted 0x3 as a reserved value. |
| | | ■ The reset for bits 6:4 of the RCC2 register (OSCSRC2) is 0x1 (IOSC). Prior data sheets incorrectly noted the reset was 0x0 (MOSC). |
| | | ■ A note on high-current applications was added to the GPIO chapter: |
| | | For special high-current applications, the GPIO output buffers may be used with the following restrictions. With the GPIO pins configured as 8-mA output drivers, a total of four GPIO outputs may be used to sink current loads up to 18 mA each. At 18-mA sink current loading, the VOL value is specified as 1.2 V. The high-current GPIO package pins must be selected such that there are only a maximum of two per side of the physical package or BGA pin group with the total number of high-current GPIO outputs not exceeding four for the entire package. |
| | | ■ A note on Schmitt inputs was added to the GPIO chapter: |
| | | Pins configured as digital inputs are Schmitt-triggered. |
| | | ■ The Buffer type on the WAKE pin changed from OD to - in the Signal Tables. |
| | | ■ The "Differential Sampling Range" figures in the ADC chapter were clarified. |
| | | ■ The last revision of the data sheet (revision 2550) introduced two errors that have now been corrected: |
| | | The LQFP pin diagrams and pin tables were missing the comparator positive and negative input pins. |
| | | The base address was listed incorrectly in the FMPRE0 and FMPPE0 register bit diagrams. |
| | | Additional minor data sheet clarifications and corrections. |

Table 1. Revision History (continued)

| Date | Revision | Description |
|---------------|----------|--|
| May 2008 | 2972 | ■ The 108-Ball BGA pin diagram and pin tables had an error. The following signals were erroneously indicated as available and have now been changed to a No Connect (NC): |
| | | – Ball C1: Changed ₽E7 to NC |
| | | Ball C2: Changed ₽E6 to NC |
| | | - Ball D2: Changed ₽E5 to NC |
| | | ■ As noted in the PCN, the option to provide VDD25 power from external sources was removed. Use the LDO output as the source of VDD25 input. |
| | | Additional minor data sheet clarifications and corrections. |
| July 2008 | 3108 | Additional minor data sheet clarifications and corrections. |
| August 2008 | 3447 | Added note on clearing interrupts to Interrupts chapter. |
| | | Added Power Architecture diagram to System Control chapter. |
| | | Additional minor data sheet clarifications and corrections. |
| October 2008 | 4149 | ■ Corrected values for DSOSCSRC bit field in Deep Sleep Clock Configuration (DSLPCLKCFG) register. |
| | | ■ The FMA value for the FMPRE3 register was incorrect in the Flash Resident Registers table in the Internal Memory chapter. The correct value is 0x0000.0006. |
| | | In the CAN chapter, major improvements were made including a rewrite of the conceptual information and the addition of new figures to clarify how to use the Controller Area Network (CAN) module. |
| | | ■ Incorrect Comparator Operating Modes tables were removed from the Analog Comparators chapter. |
| November 2008 | 4283 | Revised High-Level Block Diagram. |
| | | Additional minor data sheet clarifications and corrections were made. |
| January 2009 | 4660 | ■ Corrected bit type for RELOAD bit field in SysTick Reload Value register; changed to R/W. |
| | | ■ Clarification added as to what happens when the SSI in slave mode is required to transmit but there is no data in the TX FIFO. |
| | | ■ Corrected bit timing examples in CAN chapter. |
| | | Additional minor data sheet clarifications and corrections. |
| April 2009 | 5367 | ■ Added JTAG/SWD clarification (see "Communication with JTAG/SWD" on page 60). |
| | | ■ Added clarification that the PLL operates at 400 MHz, but is divided by two prior to the application of the output divisor. |
| | | ■ Added "GPIO Module DC Characteristics" table (see Table 21-4 on page 526). |
| | | Additional minor data sheet clarifications and corrections. |

Table 1. Revision History (continued)

| Date | Revision | Description |
|--------------|----------|--|
| July 2009 | 5902 | ■ Clarified Power-on reset and RST pin operation; added new diagrams. |
| | | Clarified explanation of nonvolatile register programming in Internal Memory chapter. |
| | | ■ Added explanation of reset value to FMPRE0/1/2/3, FMPPE0/1/2/3, USER_DBG, and USER_REG0/1 registers. |
| | | ■ Changed buffer type for WAKE pin to TTL and HIB pin to OD. |
| | | ■ In ADC characteristics table, changed Max value for GAIN parameter from ±1 to ±3 and added E _{IR} (Internal voltage reference error) parameter. |
| | | Additional minor data sheet clarifications and corrections. |
| July 2009 | 5920 | Corrected ordering numbers. |
| October 2009 | 6462 | ■ Deleted MAXADCSPD bit field from DCGC0 register as it is not applicable in Deep-Sleep mode. |
| | | ■ Deleted reset value for 16-bit mode from GPTMTAILR , GPTMTAMATCHR , and GPTMTAR registers because the module resets in 32-bit mode. |
| | | ■ Clarified PWM source for ADC triggering. |
| | | ■ Clarified CAN bit timing and corrected examples. |
| | | ■ Made these changes to the Electrical Characteristics chapter: |
| | | Removed V_{SIH} and V_{SIL} parameters from Operating Conditions table. |
| | | Added table showing actual PLL frequency depending on input crystal. |
| | | Changed the name of the t _{HIB_REG_WRITE} parameter to t _{HIB_REG_ACCESS} . |
| | | Revised ADC electrical specifications to clarify, including reorganizing and adding new data. |
| | | Changed SSI set up and hold times to be expressed in system clocks, not ns. |
| January 2010 | 6712 | ■ In "System Control" section, clarified Debug Access Port operation after Sleep modes. |
| | | ■ Clarified wording on Flash memory access errors. |
| | | ■ Added section on Flash interrupts. |
| | | ■ Changed the reset value of the ADC Sample Sequence Result FIFO n (ADCSSFIFOn) registers to be indeterminate. |
| | | Clarified operation of SSI transmit FIFO. |
| | | ■ Made these changes to the Operating Characteristics chapter: |
| | | Added storage temperature ratings to "Temperature Characteristics" table |
| | | Added "ESD Absolute Maximum Ratings" table |
| | | ■ Made these changes to the Electrical Characteristics chapter: |
| | | In "Flash Memory Characteristics" table, corrected Mass erase time |
| | | Added sleep and deep-sleep wake-up times ("Sleep Modes AC Characteristics" table) |
| | | In "Reset Characteristics" table, corrected units for supply voltage (VDD) rise time |
| | | |

Table 1. Revision History (continued)

| Date | Revision | Description |
|------------|----------|--|
| April 2010 | 7007 | ■ Added caution note to the I ² C Master Timer Period (I2CMTPR) register description and changed field width to 7 bits. |
| | | Removed erroneous text about restoring the Flash Protection registers. |
| | | ■ Added note about RST signal routing. |
| | | ■ Clarified the function of the ThSTALL bit in the GPTMCTL register. |
| | | Additional minor data sheet clarifications and corrections. |

About This Document

This data sheet provides reference information for the LM3S2412 microcontroller, describing the functional blocks of the system-on-chip (SoC) device designed around the ARM® Cortex™-M3 core.

Audience

This manual is intended for system software developers, hardware designers, and application developers.

About This Manual

This document is organized into sections that correspond to each major feature.

Related Documents

The following related documents are available on the documentation CD or from the Stellaris[®] web site at www.ti.com/stellaris:

- ARM® CoreSight Technical Reference Manual
- ARM® Cortex™-M3 Errata
- ARM® Cortex[™]-M3 Technical Reference Manual
- ARM® v7-M Architecture Application Level Reference Manual
- Stellaris® Graphics Library User's Guide
- Stellaris® Peripheral Driver Library User's Guide
- Stellaris® Errata

The following related documents are also referenced:

■ IEEE Standard 1149.1-Test Access Port and Boundary-Scan Architecture

This documentation list was current as of publication date. Please check the web site for additional documentation, including application notes and white papers.

Documentation Conventions

This document uses the conventions shown in Table 2 on page 24.

Table 2. Documentation Conventions

| Notation | Meaning | |
|---------------------------|---|--|
| General Register Notation | | |
| REGISTER | APB registers are indicated in uppercase bold. For example, PBORCTL is the Power-On and Brown-Out Reset Control register. If a register name contains a lowercase n, it represents more than one register. For example, SRCRn represents any (or all) of the three Software Reset Control registers: SRCR0 , SRCR1 , and SRCR2 . | |
| bit | A single bit in a register. | |

Table 2. Documentation Conventions (continued)

| Notation | Meaning | | |
|---|---|--|--|
| bit field | Two or more consecutive and related bits. | | |
| offset 0xnnn | A hexadecimal increment to a register's address, relative to that module's base address as specified in "Memory Map" on page 49. | | |
| Register N | Registers are numbered consecutively throughout the document to aid in referencing them. The register number has no meaning to software. | | |
| reserved | Register bits marked <i>reserved</i> are reserved for future use. In most cases, reserved bits are set to 0; however, user software should not rely on the value of a reserved bit. To provide software compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. | | |
| уу:хх | The range of register bits inclusive from xx to yy. For example, 31:15 means bits 15 through 31 that register. | | |
| Register Bit/Field Types | This value in the register bit diagram indicates whether software running on the controller can change the value of the bit field. | | |
| RC | Software can read this field. The bit or field is cleared by hardware after reading the bit/field. | | |
| RO | Software can read this field. Always write the chip reset value. | | |
| R/W | Software can read or write this field. | | |
| R/W1C | Software can read or write this field. A write of a 0 to a W1C bit does not affect the bit value in the register. A write of a 1 clears the value of the bit in the register; the remaining bits remain unchanged. | | |
| | This register type is primarily used for clearing interrupt status bits where the read operation provides the interrupt status and the write of the read value clears only the interrupts being reported at the time the register was read. | | |
| R/W1S | Software can read or write a 1 to this field. A write of a 0 to a R/W1S bit does not affect the bit value in the register. | | |
| W1C Software can write this field. A write of a 0 to a W1C bit does not affect the bit val A write of a 1 clears the value of the bit in the register; the remaining bits remain read of the register returns no meaningful data. | | | |
| | This register is typically used to clear the corresponding bit in an interrupt register. | | |
| WO | Only a write by software is valid; a read of the register returns no meaningful data. | | |
| Register Bit/Field Reset Value | This value in the register bit diagram shows the bit/field value after any reset, unless noted. | | |
| 0 | Bit cleared to 0 on chip reset. | | |
| 1 | Bit set to 1 on chip reset. | | |
| - | Nondeterministic. | | |
| Pin/Signal Notation | | | |
| [] | Pin alternate function; a pin defaults to the signal without the brackets. | | |
| pin | Refers to the physical connection on the package. | | |
| signal | Refers to the electrical signal encoding of a pin. | | |
| assert a signal | Change the value of the signal from the logically False state to the logically True state. For active High signals, the asserted signal value is 1 (High); for active Low signals, the asserted signal value is 0 (Low). The active polarity (High or Low) is defined by the signal name (see SIGNAL and SIGNAL below). | | |
| deassert a signal | Change the value of the signal from the logically True state to the logically False state. | | |
| SIGNAL | Signal names are in uppercase and in the Courier font. An overbar on a signal name indicates that it is active Low. To assert SIGNAL is to drive it Low; to deassert SIGNAL is to drive it High. | | |
| SIGNAL | it is active Low. To assert SIGNAL is to drive it Low, to deassert SIGNAL is to drive it riight. | | |

Table 2. Documentation Conventions (continued)

| Meaning |
|---|
| An uppercase X indicates any of several values is allowed, where X can be any legal pattern. For example, a binary value of $0X00$ can be either 0100 or 0000 , a hex value of $0xX$ is $0x0$ or $0x1$, and so on. |
| Hexadecimal numbers have a prefix of 0x. For example, 0x00FF is the hexadecimal number FF. All other numbers within register tables are assumed to be binary. Within conceptual information, binary numbers are indicated with a b suffix, for example, 1011b, and decimal numbers are written without a prefix or suffix. |
| |

1 Architectural Overview

The Stellaris[®] family of microcontrollers—the first ARM® Cortex[™]-M3 based controllers—brings high-performance 32-bit computing to cost-sensitive embedded microcontroller applications. These pioneering parts deliver customers 32-bit performance at a cost equivalent to legacy 8- and 16-bit devices, all in a package with a small footprint.

The Stellaris[®] family offers efficient performance and extensive integration, favorably positioning the device into cost-conscious applications requiring significant control-processing and connectivity capabilities. The Stellaris[®] LM3S2000 series, designed for Controller Area Network (CAN) applications, extends the Stellaris family with Bosch CAN networking technology, the golden standard in short-haul industrial networks. The Stellaris[®] LM3S2000 series also marks the first integration of CAN capabilities with the revolutionary Cortex-M3 core.

The LM3S2412 microcontroller is targeted for industrial applications, including remote monitoring, electronic point-of-sale machines, test and measurement equipment, network appliances and switches, factory automation, HVAC and building control, gaming equipment, motion control, medical instrumentation, and fire and security.

In addition, the LM3S2412 microcontroller offers the advantages of ARM's widely available development tools, System-on-Chip (SoC) infrastructure IP applications, and a large user community. Additionally, the microcontroller uses ARM's Thumb®-compatible Thumb-2 instruction set to reduce memory requirements and, thereby, cost. Finally, the LM3S2412 microcontroller is code-compatible to all members of the extensive Stellaris® family; providing flexibility to fit our customers' precise needs.

Texas Instruments offers a complete solution to get to market quickly, with evaluation and development boards, white papers and application notes, an easy-to-use peripheral driver library, and a strong support, sales, and distributor network. See "Ordering and Contact Information" on page 560 for ordering information for Stellaris[®] family devices.

1.1 Product Features

The LM3S2412 microcontroller includes the following product features:

- 32-Bit RISC Performance
 - 32-bit ARM® Cortex™-M3 v7M architecture optimized for small-footprint embedded applications
 - System timer (SysTick), providing a simple, 24-bit clear-on-write, decrementing, wrap-on-zero counter with a flexible control mechanism
 - Thumb®-compatible Thumb-2-only instruction set processor core for high code density
 - 25-MHz operation
 - Hardware-division and single-cycle-multiplication
 - Integrated Nested Vectored Interrupt Controller (NVIC) providing deterministic interrupt handling
 - 30 interrupts with eight priority levels

- Memory protection unit (MPU), providing a privileged mode for protected operating system functionality
- Unaligned data access, enabling data to be efficiently packed into memory
- Atomic bit manipulation (bit-banding), delivering maximum memory utilization and streamlined peripheral control
- ARM® Cortex™-M3 Processor Core
 - Compact core.
 - Thumb-2 instruction set, delivering the high-performance expected of an ARM core in the memory size usually associated with 8- and 16-bit devices; typically in the range of a few kilobytes of memory for microcontroller class applications.
 - Rapid application execution through Harvard architecture characterized by separate buses for instruction and data.
 - Exceptional interrupt handling, by implementing the register manipulations required for handling an interrupt in hardware.
 - Deterministic, fast interrupt processing: always 12 cycles, or just 6 cycles with tail-chaining
 - Memory protection unit (MPU) to provide a privileged mode of operation for complex applications.
 - Migration from the ARM7™ processor family for better performance and power efficiency.
 - Full-featured debug solution
 - Serial Wire JTAG Debug Port (SWJ-DP)
 - Flash Patch and Breakpoint (FPB) unit for implementing breakpoints
 - Data Watchpoint and Trigger (DWT) unit for implementing watchpoints, trigger resources, and system profiling
 - Instrumentation Trace Macrocell (ITM) for support of printf style debugging
 - Trace Port Interface Unit (TPIU) for bridging to a Trace Port Analyzer
 - Optimized for single-cycle flash usage
 - Three sleep modes with clock gating for low power
 - Single-cycle multiply instruction and hardware divide
 - Atomic operations
 - ARM Thumb2 mixed 16-/32-bit instruction set
 - 1.25 DMIPS/MHz
- JTAG

- IEEE 1149.1-1990 compatible Test Access Port (TAP) controller
- Four-bit Instruction Register (IR) chain for storing JTAG instructions
- IEEE standard instructions: BYPASS, IDCODE, SAMPLE/PRELOAD, EXTEST and INTEST
- ARM additional instructions: APACC, DPACC and ABORT
- Integrated ARM Serial Wire Debug (SWD)

Internal Memory

- 96 KB single-cycle flash
 - User-managed flash block protection on a 2-KB block basis
 - · User-managed flash data programming
 - User-defined and managed flash-protection block
- 32 KB single-cycle SRAM

GPIOs

- 20-49 GPIOs, depending on configuration
- 5-V-tolerant input/outputs
- Programmable control for GPIO interrupts
 - · Interrupt generation masking
 - · Edge-triggered on rising, falling, or both
 - · Level-sensitive on High or Low values
- Bit masking in both read and write operations through address lines
- Can initiate an ADC sample sequence
- Pins configured as digital inputs are Schmitt-triggered.
- Programmable control for GPIO pad configuration
 - · Weak pull-up or pull-down resistors
 - 2-mA, 4-mA, and 8-mA pad drive for digital communication; up to four pads can be configured with an 18-mA pad drive for high-current applications
 - Slew rate control for the 8-mA drive
 - Open drain enables
 - Digital input enables
- General-Purpose Timers

- Three General-Purpose Timer Modules (GPTM), each of which provides two 16-bit timers/counters. Each GPTM can be configured to operate independently:
 - · As a single 32-bit timer
 - · As one 32-bit Real-Time Clock (RTC) to event capture
 - For Pulse Width Modulation (PWM)
 - To trigger analog-to-digital conversions
- 32-bit Timer modes
 - Programmable one-shot timer
 - Programmable periodic timer
 - Real-Time Clock when using an external 32.768-KHz clock as the input
 - User-enabled stalling when the controller asserts CPU Halt flag during debug
 - ADC event trigger
- 16-bit Timer modes
 - General-purpose timer function with an 8-bit prescaler (for one-shot and periodic modes only)
 - Programmable one-shot timer
 - Programmable periodic timer
 - User-enabled stalling when the controller asserts CPU Halt flag during debug
 - ADC event trigger
- 16-bit Input Capture modes
 - Input edge count capture
 - Input edge time capture
- 16-bit PWM mode
 - Simple PWM mode with software-programmable output inversion of the PWM signal
- ARM FiRM-compliant Watchdog Timer
 - 32-bit down counter with a programmable load register
 - Separate watchdog clock with an enable
 - Programmable interrupt generation logic with interrupt masking
 - Lock register protection from runaway software
 - Reset generation logic with an enable/disable

User-enabled stalling when the controller asserts the CPU Halt flag during debug

ADC

- Three analog input channels
- Single-ended and differential-input configurations
- On-chip internal temperature sensor
- Sample rate of 250 thousand samples/second
- Flexible, configurable analog-to-digital conversion
- Four programmable sample conversion sequences from one to eight entries long, with corresponding conversion result FIFOs
- Flexible trigger control
 - Controller (software)
 - Timers
 - Analog Comparators
 - PWM
 - GPIO
- Hardware averaging of up to 64 samples for improved accuracy
- Converter uses an internal 3-V reference
- Power and ground for the analog circuitry is separate from the digital power and ground

UART

- Two fully programmable 16C550-type UARTs with IrDA support
- Separate 16x8 transmit (TX) and receive (RX) FIFOs to reduce CPU interrupt service loading
- Programmable baud-rate generator allowing speeds up to 1.5625 Mbps
- Programmable FIFO length, including 1-byte deep operation providing conventional double-buffered interface
- FIFO trigger levels of 1/8, 1/4, 1/2, 3/4, and 7/8
- Standard asynchronous communication bits for start, stop, and parity
- False-start bit detection
- Line-break generation and detection
- Fully programmable serial interface characteristics
 - 5, 6, 7, or 8 data bits

- Even, odd, stick, or no-parity bit generation/detection
- 1 or 2 stop bit generation
- IrDA serial-IR (SIR) encoder/decoder providing
 - Programmable use of IrDA Serial Infrared (SIR) or UART input/output
 - Support of IrDA SIR encoder/decoder functions for data rates up to 115.2 Kbps half-duplex
 - Support of normal 3/16 and low-power (1.41-2.23 μs) bit durations
 - Programmable internal clock generator enabling division of reference clock by 1 to 256 for low-power mode bit duration
- Synchronous Serial Interface (SSI)
 - Master or slave operation
 - Programmable clock bit rate and prescale
 - Separate transmit and receive FIFOs, 16 bits wide, 8 locations deep
 - Programmable interface operation for Freescale SPI, MICROWIRE, or Texas Instruments synchronous serial interfaces
 - Programmable data frame size from 4 to 16 bits
 - Internal loopback test mode for diagnostic/debug testing

■ I²C

- Devices on the I²C bus can be designated as either a master or a slave
 - Supports both sending and receiving data as either a master or a slave
 - Supports simultaneous master and slave operation
- Four I²C modes
 - Master transmit
 - Master receive
 - · Slave transmit
 - Slave receive
- Two transmission speeds: Standard (100 Kbps) and Fast (400 Kbps)
- Master and slave interrupt generation
 - Master generates interrupts when a transmit or receive operation completes (or aborts due to an error)
 - · Slave generates interrupts when data has been sent or requested by a master

- Master with arbitration and clock synchronization, multimaster support, and 7-bit addressing mode
- Controller Area Network (CAN)
 - CAN protocol version 2.0 part A/B
 - Bit rates up to 1 Mbps
 - 32 message objects with individual identifier masks
 - Maskable interrupt
 - Disable Automatic Retransmission mode for Time-Triggered CAN (TTCAN) applications
 - Programmable Loopback mode for self-test operation
 - Programmable FIFO mode enables storage of multiple message objects
 - Gluelessly attaches to an external CAN interface through the CANnTX and CANnRX signals

Analog Comparators

- Two independent integrated analog comparators
- Configurable for output to drive an output pin, generate an interrupt, or initiate an ADC sample sequence
- Compare external pin input to external pin input or to internal programmable voltage reference
- Compare a test voltage against any one of these voltages
 - An individual external reference voltage
 - · A shared single external reference voltage
 - · A shared internal reference voltage

PWM

- One PWM generator blocks, each with one 16-bit counter, two PWM comparators, a PWM signal generator, a dead-band generator, and an interrupt/ADC-trigger selector
- One fault input in hardware to promote low-latency shutdown
- One 16-bit counter
 - Runs in Down or Up/Down mode
 - Output frequency controlled by a 16-bit load value
 - · Load value updates can be synchronized
 - · Produces output signals at zero and load value
- Two PWM comparators

- · Comparator value updates can be synchronized
- · Produces output signals on match
- PWM generator
 - Output PWM signal is constructed based on actions taken as a result of the counter and PWM comparator output signals
 - · Produces two independent PWM signals
- Dead-band generator
 - Produces two PWM signals with programmable dead-band delays suitable for driving a half-H bridge
 - Can be bypassed, leaving input PWM signals unmodified
- Flexible output control block with PWM output enable of each PWM signal
 - · PWM output enable of each PWM signal
 - Optional output inversion of each PWM signal (polarity control)
 - Optional fault handling for each PWM signal
 - Synchronization of timers in the PWM generator blocks
 - Synchronization of timer/comparator updates across the PWM generator blocks
 - Interrupt status summary of the PWM generator blocks
- Can initiate an ADC sample sequence

Power

- On-chip Low Drop-Out (LDO) voltage regulator, with programmable output user-adjustable from 2.25 V to 2.75 V
- Low-power options on controller: Sleep and Deep-sleep modes
- Low-power options for peripherals: software controls shutdown of individual peripherals
- 3.3-V supply brown-out detection and reporting via interrupt or reset
- Flexible Reset Sources
 - Power-on reset (POR)
 - Reset pin assertion
 - Brown-out (BOR) detector alerts to system power drops
 - Software reset
 - Watchdog timer reset

- Internal low drop-out (LDO) regulator output goes unregulated
- Industrial and extended temperature 100-pin RoHS-compliant LQFP package
- Industrial-range 108-ball RoHS-compliant BGA package

1.2 Target Applications

- Remote monitoring
- Electronic point-of-sale (POS) machines
- Test and measurement equipment
- Network appliances and switches
- Factory automation
- HVAC and building control
- Gaming equipment
- Motion control
- Medical instrumentation
- Fire and security
- Power and energy
- Transportation

1.3 High-Level Block Diagram

Figure 1-1 on page 36 depicts the features on the Stellaris[®] LM3S2412 microcontroller.




Figure 1-1. Stellaris[®] LM3S2412 Microcontroller High-Level Block Diagram

1.4 Functional Overview

The following sections provide an overview of the features of the LM3S2412 microcontroller. The page number in parenthesis indicates where that feature is discussed in detail. Ordering and support information can be found in "Ordering and Contact Information" on page 560.

1.4.1 ARM Cortex™-M3

1.4.1.1 Processor Core (see page 43)

All members of the Stellaris[®] product family, including the LM3S2412 microcontroller, are designed around an ARM Cortex[™]-M3 processor core. The ARM Cortex-M3 processor provides the core for a high-performance, low-cost platform that meets the needs of minimal memory implementation, reduced pin count, and low-power consumption, while delivering outstanding computational performance and exceptional system response to interrupts.

"ARM Cortex-M3 Processor Core" on page 43 provides an overview of the ARM core; the core is detailed in the *ARM*® *Cortex*™-*M3 Technical Reference Manual*.

1.4.1.2 System Timer (SysTick) (see page 46)

Cortex-M3 includes an integrated system timer, SysTick. SysTick provides a simple, 24-bit clear-on-write, decrementing, wrap-on-zero counter with a flexible control mechanism. The counter can be used in several different ways, for example:

- An RTOS tick timer which fires at a programmable rate (for example, 100 Hz) and invokes a SysTick routine.
- A high-speed alarm timer using the system clock.
- A variable rate alarm or signal timer—the duration is range-dependent on the reference clock used and the dynamic range of the counter.
- A simple counter. Software can use this to measure time to completion and time used.
- An internal clock source control based on missing/meeting durations. The COUNTFLAG bit-field in the control and status register can be used to determine if an action completed within a set duration, as part of a dynamic clock management control loop.

1.4.1.3 Nested Vectored Interrupt Controller (NVIC) (see page 51)

The LM3S2412 controller includes the ARM Nested Vectored Interrupt Controller (NVIC) on the ARM® Cortex™-M3 core. The NVIC and Cortex-M3 prioritize and handle all exceptions. All exceptions are handled in Handler Mode. The processor state is automatically stored to the stack on an exception, and automatically restored from the stack at the end of the Interrupt Service Routine (ISR). The vector is fetched in parallel to the state saving, which enables efficient interrupt entry. The processor supports tail-chaining, which enables back-to-back interrupts to be performed without the overhead of state saving and restoration. Software can set eight priority levels on 7 exceptions (system handlers) and 30 interrupts.

"Interrupts" on page 51 provides an overview of the NVIC controller and the interrupt map. Exceptions and interrupts are detailed in the *ARM*® *Cortex*™-*M3 Technical Reference Manual*.

1.4.2 Motor Control Peripherals

To enhance motor control, the LM3S2412 controller features Pulse Width Modulation (PWM) outputs.

1.4.2.1 PWM

Pulse width modulation (PWM) is a powerful technique for digitally encoding analog signal levels. High-resolution counters are used to generate a square wave, and the duty cycle of the square wave is modulated to encode an analog signal. Typical applications include switching power supplies and motor control.

On the LM3S2412, PWM motion control functionality can be achieved through:

- Dedicated, flexible motion control hardware using the PWM pins
- The motion control features of the general-purpose timers using the CCP pins

PWM Pins (see page 462)

The LM3S2412 PWM module consists of one PWM generator blocks and a control block. Each PWM generator block contains one timer (16-bit down or up/down counter), two comparators, a PWM signal generator, a dead-band generator, and an interrupt/ADC-trigger selector. The control block determines the polarity of the PWM signals, and which signals are passed through to the pins.

Each PWM generator block produces two PWM signals that can either be independent signals or a single pair of complementary signals with dead-band delays inserted. The output of the PWM generation blocks are managed by the output control block before being passed to the device pins.

CCP Pins (see page 199)

The General-Purpose Timer Module's CCP (Capture Compare PWM) pins are software programmable to support a simple PWM mode with a software-programmable output inversion of the PWM signal.

Fault Pin (see page 467)

The LM3S2412 PWM module includes one fault-condition handling input to quickly provide low-latency shutdown and prevent damage to the motor being controlled.

1.4.3 Analog Peripherals

To handle analog signals, the LM3S2412 microcontroller offers an Analog-to-Digital Converter (ADC).

For support of analog signals, the LM3S2412 microcontroller offers two analog comparators.

1.4.3.1 ADC (see page 253)

An analog-to-digital converter (ADC) is a peripheral that converts a continuous analog voltage to a discrete digital number.

The LM3S2412 ADC module features 10-bit conversion resolution and supports three input channels, plus an internal temperature sensor. Four buffered sample sequences allow rapid sampling of up to eight analog input sources without controller intervention. Each sample sequence provides flexible programming with fully configurable input source, trigger events, interrupt generation, and sequence priority.

1.4.3.2 Analog Comparators (see page 450)

An analog comparator is a peripheral that compares two analog voltages, and provides a logical output that signals the comparison result.

The LM3S2412 microcontroller provides two independent integrated analog comparators that can be configured to drive an output or generate an interrupt or ADC event.

A comparator can compare a test voltage against any one of these voltages:

- An individual external reference voltage
- A shared single external reference voltage
- A shared internal reference voltage

The comparator can provide its output to a device pin, acting as a replacement for an analog comparator on the board, or it can be used to signal the application via interrupts or triggers to the ADC to cause it to start capturing a sample sequence. The interrupt generation and ADC triggering logic is separate. This means, for example, that an interrupt can be generated on a rising edge and the ADC triggered on a falling edge.

1.4.4 Serial Communications Peripherals

The LM3S2412 controller supports both asynchronous and synchronous serial communications with:

- Two fully programmable 16C550-type UARTs
- One SSI module
- One I²C module
- One CAN unit

1.4.4.1 **UART** (see page 290)

A Universal Asynchronous Receiver/Transmitter (UART) is an integrated circuit used for RS-232C serial communications, containing a transmitter (parallel-to-serial converter) and a receiver (serial-to-parallel converter), each clocked separately.

The LM3S2412 controller includes two fully programmable 16C550-type UARTs that support data transfer speeds up to 1.5625 Mbps. (Although similar in functionality to a 16C550 UART, it is not register-compatible.) In addition, each UART is capable of supporting IrDA.

Separate 16x8 transmit (TX) and receive (RX) FIFOs reduce CPU interrupt service loading. The UART can generate individually masked interrupts from the RX, TX, modem status, and error conditions. The module provides a single combined interrupt when any of the interrupts are asserted and are unmasked.

1.4.4.2 SSI (see page 331)

Synchronous Serial Interface (SSI) is a four-wire bi-directional full and low-speed communications interface.

The LM3S2412 controller includes one SSI module that provides the functionality for synchronous serial communications with peripheral devices, and can be configured to use the Freescale SPI, MICROWIRE, or TI synchronous serial interface frame formats. The size of the data frame is also configurable, and can be set between 4 and 16 bits, inclusive.

The SSI module performs serial-to-parallel conversion on data received from a peripheral device, and parallel-to-serial conversion on data transmitted to a peripheral device. The TX and RX paths are buffered with internal FIFOs, allowing up to eight 16-bit values to be stored independently.

The SSI module can be configured as either a master or slave device. As a slave device, the SSI module can also be configured to disable its output, which allows a master device to be coupled with multiple slave devices.

The SSI module also includes a programmable bit rate clock divider and prescaler to generate the output serial clock derived from the SSI module's input clock. Bit rates are generated based on the input clock and the maximum bit rate is determined by the connected peripheral.

1.4.4.3 I^2C (see page 368)

The Inter-Integrated Circuit (I²C) bus provides bi-directional data transfer through a two-wire design (a serial data line SDA and a serial clock line SCL).

The I²C bus interfaces to external I²C devices such as serial memory (RAMs and ROMs), networking devices, LCDs, tone generators, and so on. The I²C bus may also be used for system testing and diagnostic purposes in product development and manufacture.

The LM3S2412 controller includes one I²C module that provides the ability to communicate to other IC devices over an I²C bus. The I²C bus supports devices that can both transmit and receive (write and read) data.

Devices on the I²C bus can be designated as either a master or a slave. The I²C module supports both sending and receiving data as either a master or a slave, and also supports the simultaneous operation as both a master and a slave. The four I²C modes are: Master Transmit, Master Receive, Slave Transmit, and Slave Receive.

A Stellaris® I²C module can operate at two speeds: Standard (100 Kbps) and Fast (400 Kbps).

Both the I²C master and slave can generate interrupts. The I²C master generates interrupts when a transmit or receive operation completes (or aborts due to an error). The I²C slave generates interrupts when data has been sent or requested by a master.

1.4.4.4 Controller Area Network (see page 404)

Controller Area Network (CAN) is a multicast shared serial-bus standard for connecting electronic control units (ECUs). CAN was specifically designed to be robust in electromagnetically noisy environments and can utilize a differential balanced line like RS-485 or a more robust twisted-pair wire. Originally created for automotive purposes, now it is used in many embedded control applications (for example, industrial or medical). Bit rates up to 1Mb/s are possible at network lengths below 40 meters. Decreased bit rates allow longer network distances (for example, 125 Kb/s at 500m).

A transmitter sends a message to all CAN nodes (broadcasting). Each node decides on the basis of the identifier received whether it should process the message. The identifier also determines the priority that the message enjoys in competition for bus access. Each CAN message can transmit from 0 to 8 bytes of user information. The LM3S2412 includes one CAN units.

1.4.5 System Peripherals

1.4.5.1 Programmable GPIOs (see page 151)

General-purpose input/output (GPIO) pins offer flexibility for a variety of connections.

The Stellaris[®] GPIO module is comprised of eight physical GPIO blocks, each corresponding to an individual GPIO port. The GPIO module is FiRM-compliant (compliant to the ARM Foundation IP for Real-Time Microcontrollers specification) and supports 20-49 programmable input/output pins.

The number of GPIOs available depends on the peripherals being used (see "Signal Tables" on page 501 for the signals available to each GPIO pin).

The GPIO module features programmable interrupt generation as either edge-triggered or level-sensitive on all pins, programmable control for GPIO pad configuration, and bit masking in both read and write operations through address lines. Pins configured as digital inputs are Schmitt-triggered.

1.4.5.2 Three Programmable Timers (see page 193)

Programmable timers can be used to count or time external events that drive the Timer input pins.

The Stellaris[®] General-Purpose Timer Module (GPTM) contains three GPTM blocks. Each GPTM block provides two 16-bit timers/counters that can be configured to operate independently as timers or event counters, or configured to operate as one 32-bit timer or one 32-bit Real-Time Clock (RTC). Timers can also be used to trigger analog-to-digital (ADC) conversions.

When configured in 32-bit mode, a timer can run as a Real-Time Clock (RTC), one-shot timer or periodic timer. When in 16-bit mode, a timer can run as a one-shot timer or periodic timer, and can extend its precision by using an 8-bit prescaler. A 16-bit timer can also be configured for event capture or Pulse Width Modulation (PWM) generation.

1.4.5.3 Watchdog Timer (see page 229)

A watchdog timer can generate an interrupt or a reset when a time-out value is reached. The watchdog timer is used to regain control when a system has failed due to a software error or to the failure of an external device to respond in the expected way.

The Stellaris[®] Watchdog Timer module consists of a 32-bit down counter, a programmable load register, interrupt generation logic, and a locking register.

The Watchdog Timer can be configured to generate an interrupt to the controller on its first time-out, and to generate a reset signal on its second time-out. Once the Watchdog Timer has been configured, the lock register can be written to prevent the timer configuration from being inadvertently altered.

1.4.6 Memory Peripherals

The LM3S2412 controller offers both single-cycle SRAM and single-cycle Flash memory.

1.4.6.1 SRAM (see page 126)

The LM3S2412 static random access memory (SRAM) controller supports 32 KB SRAM. The internal SRAM of the Stellaris® devices is located at offset 0x0000.0000 of the device memory map. To reduce the number of time-consuming read-modify-write (RMW) operations, ARM has introduced bit-banding technology in the new Cortex-M3 processor. With a bit-band-enabled processor, certain regions in the memory map (SRAM and peripheral space) can use address aliases to access individual bits in a single, atomic operation.

1.4.6.2 Flash (see page 127)

The LM3S2412 Flash controller supports 96 KB of flash memory. The flash is organized as a set of 1-KB blocks that can be individually erased. Erasing a block causes the entire contents of the block to be reset to all 1s. These blocks are paired into a set of 2-KB blocks that can be individually protected. The blocks can be marked as read-only or execute-only, providing different levels of code protection. Read-only blocks cannot be erased or programmed, protecting the contents of those blocks from being modified. Execute-only blocks cannot be erased or programmed, and can only

be read by the controller instruction fetch mechanism, protecting the contents of those blocks from being read by either the controller or by a debugger.

1.4.7 Additional Features

1.4.7.1 Memory Map (see page 49)

A memory map lists the location of instructions and data in memory. The memory map for the LM3S2412 controller can be found in "Memory Map" on page 49. Register addresses are given as a hexadecimal increment, relative to the module's base address as shown in the memory map.

The ARM® Cortex™-M3 Technical Reference Manual provides further information on the memory map.

1.4.7.2 JTAG TAP Controller (see page 54)

The Joint Test Action Group (JTAG) port is an IEEE standard that defines a Test Access Port and Boundary Scan Architecture for digital integrated circuits and provides a standardized serial interface for controlling the associated test logic. The TAP, Instruction Register (IR), and Data Registers (DR) can be used to test the interconnections of assembled printed circuit boards and obtain manufacturing information on the components. The JTAG Port also provides a means of accessing and controlling design-for-test features such as I/O pin observation and control, scan testing, and debugging.

The JTAG port is composed of the standard five pins: TRST, TCK, TMS, TDI, and TDO. Data is transmitted serially into the controller on TDI and out of the controller on TDO. The interpretation of this data is dependent on the current state of the TAP controller. For detailed information on the operation of the JTAG port and TAP controller, please refer to the IEEE Standard 1149.1-Test Access Port and Boundary-Scan Architecture.

The Stellaris[®] JTAG controller works with the ARM JTAG controller built into the Cortex-M3 core. This is implemented by multiplexing the TDO outputs from both JTAG controllers. ARM JTAG instructions select the ARM TDO output while Stellaris[®] JTAG instructions select the Stellaris[®] TDO outputs. The multiplexer is controlled by the Stellaris[®] JTAG controller, which has comprehensive programming for the ARM, Stellaris[®], and unimplemented JTAG instructions.

1.4.7.3 System Control and Clocks (see page 66)

System control determines the overall operation of the device. It provides information about the device, controls the clocking of the device and individual peripherals, and handles reset detection and reporting.

1.4.8 Hardware Details

Details on the pins and package can be found in the following sections:

- "Pin Diagram" on page 499
- "Signal Tables" on page 501
- "Operating Characteristics" on page 524
- "Electrical Characteristics" on page 525
- "Package Information" on page 562

2 ARM Cortex-M3 Processor Core

The ARM Cortex-M3 processor provides the core for a high-performance, low-cost platform that meets the needs of minimal memory implementation, reduced pin count, and low power consumption, while delivering outstanding computational performance and exceptional system response to interrupts. Features include:


- Compact core.
- Thumb-2 instruction set, delivering the high-performance expected of an ARM core in the memory size usually associated with 8- and 16-bit devices; typically in the range of a few kilobytes of memory for microcontroller class applications.
- Rapid application execution through Harvard architecture characterized by separate buses for instruction and data.
- Exceptional interrupt handling, by implementing the register manipulations required for handling an interrupt in hardware.
- Deterministic, fast interrupt processing: always 12 cycles, or just 6 cycles with tail-chaining
- Memory protection unit (MPU) to provide a privileged mode of operation for complex applications.
- Migration from the ARM7[™] processor family for better performance and power efficiency.
- Full-featured debug solution
 - Serial Wire JTAG Debug Port (SWJ-DP)
 - Flash Patch and Breakpoint (FPB) unit for implementing breakpoints
 - Data Watchpoint and Trigger (DWT) unit for implementing watchpoints, trigger resources, and system profiling
 - Instrumentation Trace Macrocell (ITM) for support of printf style debugging
 - Trace Port Interface Unit (TPIU) for bridging to a Trace Port Analyzer
- Optimized for single-cycle flash usage
- Three sleep modes with clock gating for low power
- Single-cycle multiply instruction and hardware divide
- Atomic operations
- ARM Thumb2 mixed 16-/32-bit instruction set
- 1.25 DMIPS/MHz

The Stellaris[®] family of microcontrollers builds on this core to bring high-performance 32-bit computing to cost-sensitive embedded microcontroller applications, such as factory automation and control, industrial control power devices, building and home automation, and stepper motors.

For more information on the ARM Cortex-M3 processor core, see the *ARM*® *Cortex*™-*M3 Technical Reference Manual*. For information on SWJ-DP, see the *ARM*® *CoreSight Technical Reference Manual*.

2.1 Block Diagram

Figure 2-1. CPU Block Diagram



2.2 Functional Description

Important: The ARM® Cortex™-M3 Technical Reference Manual describes all the features of an ARM Cortex-M3 in detail. However, these features differ based on the implementation. This section describes the Stellaris® implementation.

Texas Instruments has implemented the ARM Cortex-M3 core as shown in Figure 2-1 on page 44. As noted in the *ARM*® *Cortex*[™]-*M3 Technical Reference Manual*, several Cortex-M3 components are flexible in their implementation: SW/JTAG-DP, ETM, TPIU, the ROM table, the MPU, and the Nested Vectored Interrupt Controller (NVIC). Each of these is addressed in the sections that follow.

2.2.1 Serial Wire and JTAG Debug

Texas Instruments has replaced the ARM SW-DP and JTAG-DP with the ARM CoreSight™-compliant Serial Wire JTAG Debug Port (SWJ-DP) interface. The SWJ-DP interface combines the SWD and JTAG debug ports into one module. See the *CoreSight™ Design Kit Technical Reference Manual* for details on SWJ-DP.


2.2.2 Embedded Trace Macrocell (ETM)

ETM was not implemented in the Stellaris[®] devices. This means Chapters 15 and 16 of the *ARM*® *Cortex*™-*M3 Technical Reference Manual* can be ignored.

2.2.3 Trace Port Interface Unit (TPIU)

The TPIU acts as a bridge between the Cortex-M3 trace data from the ITM, and an off-chip Trace Port Analyzer. The Stellaris[®] devices have implemented TPIU as shown in Figure 2-2 on page 45. This is similar to the non-ETM version described in the *ARM® Cortex™-M3 Technical Reference Manual*, however, SWJ-DP only provides SWV output for the TPIU.

Figure 2-2. TPIU Block Diagram



2.2.4 ROM Table

The default ROM table was implemented as described in the *ARM*® *Cortex*™-*M3 Technical Reference Manual*.

2.2.5 Memory Protection Unit (MPU)

The Memory Protection Unit (MPU) is included on the LM3S2412 controller and supports the standard ARMv7 Protected Memory System Architecture (PMSA) model. The MPU provides full support for protection regions, overlapping protection regions, access permissions, and exporting memory attributes to the system.

2.2.6 Nested Vectored Interrupt Controller (NVIC)

The Nested Vectored Interrupt Controller (NVIC):

- Facilitates low-latency exception and interrupt handling
- Controls power management
- Implements system control registers

The NVIC supports up to 240 dynamically reprioritizable interrupts each with up to 256 levels of priority. The NVIC and the processor core interface are closely coupled, which enables low latency interrupt processing and efficient processing of late arriving interrupts. The NVIC maintains knowledge of the stacked (nested) interrupts to enable tail-chaining of interrupts.

You can only fully access the NVIC from privileged mode, but you can pend interrupts in user-mode if you enable the Configuration Control Register (see the ARM® Cortex™-M3 Technical Reference Manual). Any other user-mode access causes a bus fault.

All NVIC registers are accessible using byte, halfword, and word unless otherwise stated.

2.2.6.1 Interrupts

The ARM® Cortex™-M3 Technical Reference Manual describes the maximum number of interrupts and interrupt priorities. The LM3S2412 microcontroller supports 30 interrupts with eight priority levels.

2.2.6.2 System Timer (SysTick)

Cortex-M3 includes an integrated system timer, SysTick. SysTick provides a simple, 24-bit clear-on-write, decrementing, wrap-on-zero counter with a flexible control mechanism. The counter can be used in several different ways, for example:

- An RTOS tick timer which fires at a programmable rate (for example, 100 Hz) and invokes a SysTick routine.
- A high-speed alarm timer using the system clock.
- A variable rate alarm or signal timer—the duration is range-dependent on the reference clock used and the dynamic range of the counter.
- A simple counter. Software can use this to measure time to completion and time used.
- An internal clock source control based on missing/meeting durations. The COUNTFLAG bit-field in the control and status register can be used to determine if an action completed within a set duration, as part of a dynamic clock management control loop.

Functional Description

The timer consists of three registers:

- A control and status counter to configure its clock, enable the counter, enable the SysTick interrupt, and determine counter status.
- The reload value for the counter, used to provide the counter's wrap value.
- The current value of the counter.

A fourth register, the SysTick Calibration Value Register, is not implemented in the Stellaris[®] devices.

When enabled, the timer counts down from the reload value to zero, reloads (wraps) to the value in the SysTick Reload Value register on the next clock edge, then decrements on subsequent clocks. Writing a value of zero to the Reload Value register disables the counter on the next wrap. When the counter reaches zero, the COUNTFLAG status bit is set. The COUNTFLAG bit clears on reads.

Writing to the Current Value register clears the register and the COUNTFLAG status bit. The write does not trigger the SysTick exception logic. On a read, the current value is the value of the register at the time the register is accessed.

If the core is in debug state (halted), the counter will not decrement. The timer is clocked with respect to a reference clock. The reference clock can be the core clock or an external clock source.

SysTick Control and Status Register

Use the SysTick Control and Status Register to enable the SysTick features. The reset is 0x0000.0000.

| Bit/Field | Name | Type | Reset | Description |
|-----------|-----------|------|-------|---|
| 31:17 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 16 | COUNTFLAG | R/W | 0 | Count Flag |
| | | | | Returns 1 if timer counted to 0 since last time this was read. Clears on read by application. If read by the debugger using the DAP, this bit is cleared on read-only if the MasterType bit in the AHB-AP Control Register is set to 0. Otherwise, the COUNTFLAG bit is not changed by the debugger read. |
| 15:3 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 2 | CLKSOURCE | R/W | 0 | Clock Source |
| | | | | Value Description |
| | | | | External reference clock. (Not implemented for Stellaris microcontrollers.) |
| | | | | 1 Core clock |
| | | | | If no reference clock is provided, it is held at 1 and so gives the same time as the core clock. The core clock must be at least 2.5 times faster than the reference clock. If it is not, the count values are unpredictable. |
| 1 | TICKINT | R/W | 0 | Tick Interrupt |
| | | | | Value Description |
| | | | | O Counting down to 0 does not generate the interrupt request to the NVIC. Software can use the COUNTFLAG to determine if ever counted to 0. |
| | | | | 1 Counting down to 0 pends the SysTick handler. |
| 0 | ENABLE | R/W | 0 | Enable |
| | | | | Value Description |
| | | | | 0 Counter disabled. |
| | | | | Counter operates in a multi-shot way. That is, counter loads with the Reload value and then begins counting down. On reaching 0, it sets the COUNTFLAG to 1 and optionally pends the SysTick handler, based on TICKINT. It then loads the Reload value again, and begins counting. |

SysTick Reload Value Register

Use the SysTick Reload Value Register to specify the start value to load into the current value register when the counter reaches 0. It can be any value between 1 and 0x00FF.FFFF. A start value of 0 is possible, but has no effect because the SysTick interrupt and COUNTFLAG are activated when counting from 1 to 0.

Therefore, as a multi-shot timer, repeated over and over, it fires every N+1 clock pulse, where N is any value from 1 to 0x00FF.FFFF. So, if the tick interrupt is required every 100 clock pulses, 99 must be written into the RELOAD. If a new value is written on each tick interrupt, so treated as single shot, then the actual count down must be written. For example, if a tick is next required after 400 clock pulses, 400 must be written into the RELOAD.

| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|-------|---|
| 31:24 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 23:0 | RELOAD | R/W | - | Reload |
| | | | | Value to load into the SysTick Current Value Register when the counter reaches 0. |

SysTick Current Value Register

Use the SysTick Current Value Register to find the current value in the register.

| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|-------|---|
| 31:24 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 23:0 | CURRENT | W1C | - | Current Value |
| | | | | Current value at the time the register is accessed. No read-modify-write protection is provided, so change with care. |
| | | | | This register is write-clear. Writing to it with any value clears the register to 0. Clearing this register also clears the COUNTFLAG bit of the SysTick Control and Status Register. |

SysTick Calibration Value Register

The SysTick Calibration Value register is not implemented.

3 Memory Map

The memory map for the LM3S2412 controller is provided in Table 3-1 on page 49.

In this manual, register addresses are given as a hexadecimal increment, relative to the module's base address as shown in the memory map. See also Chapter 4, "Memory Map" in the ARM® CortexTM-M3 Technical Reference Manual.

Table 3-1. Memory Map^a

| Start | End | Description | For details on registers, see page |
|------------------|-------------|---|------------------------------------|
| Memory | | | |
| 0x0000.0000 | 0x0001.7FFF | On-chip flash ^b | 130 |
| 0x0001.8000 | 0x1FFF.FFFF | Reserved | - |
| 0x2000.0000 | 0x2000.7FFF | Bit-banded on-chip SRAM ^c | 130 |
| 0x2000.8000 | 0x21FF.FFFF | Reserved | - |
| 0x2200.0000 | 0x220F.FFFF | Bit-band alias of 0x2000.0000 through 0x200F.FFFF | 126 |
| 0x2210.0000 | 0x3FFF.FFFF | Reserved | - |
| FiRM Peripherals | | | ' |
| 0x4000.0000 | 0x4000.0FFF | Watchdog timer | 232 |
| 0x4000.1000 | 0x4000.3FFF | Reserved | - |
| 0x4000.4000 | 0x4000.4FFF | GPIO Port A | 158 |
| 0x4000.5000 | 0x4000.5FFF | GPIO Port B | 158 |
| 0x4000.6000 | 0x4000.6FFF | GPIO Port C | 158 |
| 0x4000.7000 | 0x4000.7FFF | GPIO Port D | 158 |
| 0x4000.8000 | 0x4000.8FFF | SSI0 | 342 |
| 0x4000.9000 | 0x4000.BFFF | Reserved | - |
| 0x4000.C000 | 0x4000.CFFF | UART0 | 297 |
| 0x4000.D000 | 0x4000.DFFF | UART1 | 297 |
| 0x4000.E000 | 0x4001.FFFF | Reserved | - |
| Peripherals | | | • |
| 0x4002.0000 | 0x4002.07FF | I2C Master 0 | 382 |
| 0x4002.0800 | 0x4002.0FFF | I2C Slave 0 | 395 |
| 0x4002.1000 | 0x4002.3FFF | Reserved | - |
| 0x4002.4000 | 0x4002.4FFF | GPIO Port E | 158 |
| 0x4002.5000 | 0x4002.5FFF | GPIO Port F | 158 |
| 0x4002.6000 | 0x4002.6FFF | GPIO Port G | 158 |
| 0x4002.7000 | 0x4002.7FFF | GPIO Port H | 158 |
| 0x4002.8000 | 0x4002.8FFF | PWM | 469 |
| 0x4002.9000 | 0x4002.FFFF | Reserved | - |
| 0x4003.0000 | 0x4003.0FFF | Timer0 | 204 |
| 0x4003.1000 | 0x4003.1FFF | Timer1 | 204 |
| 0x4003.2000 | 0x4003.2FFF | Timer2 | 204 |
| 0x4003.3000 | 0x4003.7FFF | Reserved | - |

Table 3-1. Memory Map (continued)

| Start | End | Description | For details on registers, see page |
|-----------------------|-------------|---|--|
| 0x4003.8000 | 0x4003.8FFF | ADC | 261 |
| 0x4003.9000 | 0x4003.BFFF | Reserved | - |
| 0x4003.C000 | 0x4003.CFFF | Analog Comparators | 450 |
| 0x4003.D000 | 0x4003.FFFF | Reserved | - |
| 0x4004.0000 | 0x4004.0FFF | CAN0 Controller | 422 |
| 0x4004.1000 | 0x400F.CFFF | Reserved | - |
| 0x400F.D000 | 0x400F.DFFF | Flash control | 130 |
| 0x400F.E000 | 0x400F.EFFF | System control | 76 |
| 0x400F.F000 | 0x41FF.FFFF | Reserved | - |
| 0x4200.0000 | 0x43FF.FFFF | Bit-banded alias of 0x4000.0000 through 0x400F.FFFF | - |
| 0x4400.0000 | 0xDFFF.FFFF | Reserved | - |
| Private Peripheral Bu | ıs | | • |
| 0xE000.0000 | 0xE000.0FFF | Instrumentation Trace Macrocell (ITM) | ARM® Cortex™-M3 Technical Reference Manual |
| 0xE000.1000 | 0xE000.1FFF | Data Watchpoint and Trace (DWT) | ARM® Cortex™-M3 Technical Reference Manual |
| 0xE000.2000 | 0xE000.2FFF | Flash Patch and Breakpoint (FPB) | ARM® Cortex™-M3 Technical Reference Manual |
| 0xE000.3000 | 0xE000.DFFF | Reserved | - |
| 0xE000.E000 | 0xE000.EFFF | Nested Vectored Interrupt Controller (NVIC) | ARM® Cortex™-M3 Technical Reference Manual |
| 0xE000.F000 | 0xE003.FFFF | Reserved | - |
| 0xE004.0000 | 0xE004.0FFF | Trace Port Interface Unit (TPIU) | ARM® Cortex™-M3 Technical Reference Manual |
| 0xE004.1000 | 0xFFFF.FFFF | Reserved | - |

a. All reserved space returns a bus fault when read or written.

b. The unavailable flash will bus fault throughout this range.

c. The unavailable SRAM will bus fault throughout this range.

4 Interrupts

The ARM Cortex-M3 processor and the Nested Vectored Interrupt Controller (NVIC) prioritize and handle all exceptions. All exceptions are handled in Handler Mode. The processor state is automatically stored to the stack on an exception, and automatically restored from the stack at the end of the Interrupt Service Routine (ISR). The vector is fetched in parallel to the state saving, which enables efficient interrupt entry. The processor supports tail-chaining, which enables back-to-back interrupts to be performed without the overhead of state saving and restoration.

Table 4-1 on page 51 lists all exception types. Software can set eight priority levels on seven of these exceptions (system handlers) as well as on 30 interrupts (listed in Table 4-2 on page 52).

Priorities on the system handlers are set with the NVIC System Handler Priority registers. Interrupts are enabled through the NVIC Interrupt Set Enable register and prioritized with the NVIC Interrupt Priority registers. You also can group priorities by splitting priority levels into pre-emption priorities and subpriorities. All of the interrupt registers are described in Chapter 8, "Nested Vectored Interrupt Controller" in the *ARM*® *Cortex*™-*M3 Technical Reference Manual*.

Internally, the highest user-settable priority (0) is treated as fourth priority, after a Reset, NMI, and a Hard Fault. Note that 0 is the default priority for all the settable priorities.

If you assign the same priority level to two or more interrupts, their hardware priority (the lower position number) determines the order in which the processor activates them. For example, if both GPIO Port A and GPIO Port B are priority level 1, then GPIO Port A has higher priority.

Important: It may take several processor cycles after a write to clear an interrupt source in order for NVIC to see the interrupt source de-assert. This means if the interrupt clear is done as the last action in an interrupt handler, it is possible for the interrupt handler to complete while NVIC sees the interrupt as still asserted, causing the interrupt handler to be re-entered errantly. This can be avoided by either clearing the interrupt source at the beginning of the interrupt handler or by performing a read or write after the write to clear the interrupt source (and flush the write buffer).

See Chapter 5, "Exceptions" and Chapter 8, "Nested Vectored Interrupt Controller" in the *ARM*® *Cortex*™-*M3 Technical Reference Manual* for more information on exceptions and interrupts.

Table 4-1. Exception Types

| Exception Type | Vector Number | Priority ^a | Description |
|---------------------------------|------------------|-----------------------|---|
| - | 0 | - | Stack top is loaded from first entry of vector table on reset. |
| Reset | 1 | -3 (highest) | Invoked on power up and warm reset. On first instruction, drops to lowest priority (and then is called the base level of activation). This is asynchronous. |
| Non-Maskable Interrupt (NMI) | 2 | -2 | Cannot be stopped or preempted by any exception but reset. This is asynchronous. |
| | | | An NMI is only producible by software, using the NVIC Interrupt Control State register. |
| Hard Fault | 3 | -1 | All classes of Fault, when the fault cannot activate due to priority or the configurable fault handler has been disabled. This is synchronous. |
| Memory Management | 4 | settable | MPU mismatch, including access violation and no match. This is synchronous. |
| | | | The priority of this exception can be changed. |

Table 4-1. Exception Types (continued)

| Exception Type | Vector Number | Priority ^a | Description |
|----------------|------------------|-----------------------|--|
| Bus Fault | 5 | settable | Pre-fetch fault, memory access fault, and other address/memory related faults. This is synchronous when precise and asynchronous when imprecise. |
| | | | You can enable or disable this fault. |
| Usage Fault | 6 | settable | Usage fault, such as undefined instruction executed or illegal state transition attempt. This is synchronous. |
| - | 7-10 | - | Reserved. |
| SVCall | 11 | settable | System service call with SVC instruction. This is synchronous. |
| Debug Monitor | 12 | settable | Debug monitor (when not halting). This is synchronous, but only active when enabled. It does not activate if lower priority than the current activation. |
| - | 13 | - | Reserved. |
| PendSV | 14 | settable | Pendable request for system service. This is asynchronous and only pended by software. |
| SysTick | 15 | settable | System tick timer has fired. This is asynchronous. |
| Interrupts | 16 and above | settable | Asserted from outside the ARM Cortex-M3 core and fed through the NVIC (prioritized). These are all asynchronous. Table 4-2 on page 52 lists the interrupts on the LM3S2412 controller. |

a. 0 is the default priority for all the settable priorities.

Table 4-2. Interrupts

| Vector Number | Interrupt Number (Bit in Interrupt Registers) | Description |
|---------------|---|----------------------|
| 0-15 | - | Processor exceptions |
| 16 | 0 | GPIO Port A |
| 17 | 1 | GPIO Port B |
| 18 | 2 | GPIO Port C |
| 19 | 3 | GPIO Port D |
| 20 | 4 | GPIO Port E |
| 21 | 5 | UART0 |
| 22 | 6 | UART1 |
| 23 | 7 | SSI0 |
| 24 | 8 | I2C0 |
| 25 | 9 | PWM Fault |
| 26 | 10 | PWM Generator 0 |
| 27-29 | 11-13 | Reserved |
| 30 | 14 | ADC Sequence 0 |
| 31 | 15 | ADC Sequence 1 |
| 32 | 16 | ADC Sequence 2 |
| 33 | 17 | ADC Sequence 3 |
| 34 | 18 | Watchdog timer |
| 35 | 19 | Timer0 A |
| 36 | 20 | Timer0 B |
| 37 | 21 | Timer1 A |

Table 4-2. Interrupts (continued)

| Vector Number | Interrupt Number (Bit in Interrupt Registers) | Description |
|---------------|--|---------------------|
| 38 | 22 | Timer1 B |
| 39 | 23 | Timer2 A |
| 40 | 24 | Timer2 B |
| 41 | 25 | Analog Comparator 0 |
| 42 | 26 | Analog Comparator 1 |
| 43 | 27 | Reserved |
| 44 | 28 | System Control |
| 45 | 29 | Flash Control |
| 46 | 30 | GPIO Port F |
| 47 | 31 | GPIO Port G |
| 48 | 32 | GPIO Port H |
| 49-54 | 33-38 | Reserved |
| 55 | 39 | CAN0 |
| 56-70 | 40-54 | Reserved |

5 JTAG Interface

The Joint Test Action Group (JTAG) port is an IEEE standard that defines a Test Access Port and Boundary Scan Architecture for digital integrated circuits and provides a standardized serial interface for controlling the associated test logic. The TAP, Instruction Register (IR), and Data Registers (DR) can be used to test the interconnections of assembled printed circuit boards and obtain manufacturing information on the components. The JTAG Port also provides a means of accessing and controlling design-for-test features such as I/O pin observation and control, scan testing, and debugging.

The JTAG port is comprised of five pins: TRST, TCK, TMS, TDI, and TDO. Data is transmitted serially into the controller on TDI and out of the controller on TDO. The interpretation of this data is dependent on the current state of the TAP controller. For detailed information on the operation of the JTAG port and TAP controller, please refer to the *IEEE Standard 1149.1-Test Access Port and Boundary-Scan Architecture*.

The Stellaris[®] JTAG controller works with the ARM JTAG controller built into the Cortex-M3 core. This is implemented by multiplexing the TDO outputs from both JTAG controllers. ARM JTAG instructions select the ARM TDO output while Stellaris[®] JTAG instructions select the Stellaris[®] TDO outputs. The multiplexer is controlled by the Stellaris[®] JTAG controller, which has comprehensive programming for the ARM, Stellaris[®], and unimplemented JTAG instructions.


The Stellaris® JTAG module has the following features:

- IEEE 1149.1-1990 compatible Test Access Port (TAP) controller
- Four-bit Instruction Register (IR) chain for storing JTAG instructions
- IEEE standard instructions: BYPASS, IDCODE, SAMPLE/PRELOAD, EXTEST and INTEST
- ARM additional instructions: APACC, DPACC and ABORT
- Integrated ARM Serial Wire Debug (SWD)

See the ARM® Cortex™-M3 Technical Reference Manual for more information on the ARM JTAG controller.

5.1 Block Diagram

Figure 5-1. JTAG Module Block Diagram



5.2 Functional Description

A high-level conceptual drawing of the JTAG module is shown in Figure 5-1 on page 55. The JTAG module is composed of the Test Access Port (TAP) controller and serial shift chains with parallel update registers. The TAP controller is a simple state machine controlled by the TRST, TCK and TMS inputs. The current state of the TAP controller depends on the current value of TRST and the sequence of values captured on TMS at the rising edge of TCK. The TAP controller determines when the serial shift chains capture new data, shift data from TDI towards TDO, and update the parallel load registers. The current state of the TAP controller also determines whether the Instruction Register (IR) chain or one of the Data Register (DR) chains is being accessed.

The serial shift chains with parallel load registers are comprised of a single Instruction Register (IR) chain and multiple Data Register (DR) chains. The current instruction loaded in the parallel load register determines which DR chain is captured, shifted, or updated during the sequencing of the TAP controller.

Some instructions, like EXTEST and INTEST, operate on data currently in a DR chain and do not capture, shift, or update any of the chains. Instructions that are not implemented decode to the BYPASS instruction to ensure that the serial path between TDI and TDO is always connected (see Table 5-2 on page 61 for a list of implemented instructions).

See "JTAG and Boundary Scan" on page 529 for JTAG timing diagrams.

5.2.1 JTAG Interface Pins

The JTAG interface consists of five standard pins: TRST,TCK, TMS, TDI, and TDO. These pins and their associated reset state are given in Table 5-1 on page 56. Detailed information on each pin follows.

Table 5-1. JTAG Port Pins Reset State

| Pin Name | Data Direction | Internal Pull-Up | Internal Pull-Down | Drive Strength | Drive Value |
|----------|----------------|------------------|--------------------|----------------|-------------|
| TRST | Input | Enabled | Disabled | N/A | N/A |
| TCK | Input | Enabled | Disabled | N/A | N/A |
| TMS | Input | Enabled | Disabled | N/A | N/A |
| TDI | Input | Enabled | Disabled | N/A | N/A |
| TDO | Output | Enabled | Disabled | 2-mA driver | High-Z |

5.2.1.1 Test Reset Input (TRST)

The TRST pin is an asynchronous active Low input signal for initializing and resetting the JTAG TAP controller and associated JTAG circuitry. When TRST is asserted, the TAP controller resets to the Test-Logic-Reset state and remains there while TRST is asserted. When the TAP controller enters the Test-Logic-Reset state, the JTAG Instruction Register (IR) resets to the default instruction, IDCODE.

By default, the internal pull-up resistor on the TRST pin is enabled after reset. Changes to the pull-up resistor settings on GPIO Port B should ensure that the internal pull-up resistor remains enabled on PB7/TRST; otherwise JTAG communication could be lost.

5.2.1.2 Test Clock Input (TCK)

The TCK pin is the clock for the JTAG module. This clock is provided so the test logic can operate independently of any other system clocks. In addition, it ensures that multiple JTAG TAP controllers that are daisy-chained together can synchronously communicate serial test data between components. During normal operation, TCK is driven by a free-running clock with a nominal 50% duty cycle. When necessary, TCK can be stopped at 0 or 1 for extended periods of time. While TCK is stopped at 0 or 1, the state of the TAP controller does not change and data in the JTAG Instruction and Data Registers is not lost.

By default, the internal pull-up resistor on the ${ t TCK}$ pin is enabled after reset. This assures that no clocking occurs if the pin is not driven from an external source. The internal pull-up and pull-down resistors can be turned off to save internal power as long as the ${ t TCK}$ pin is constantly being driven by an external source.

5.2.1.3 Test Mode Select (TMS)

The TMS pin selects the next state of the JTAG TAP controller. TMS is sampled on the rising edge of TCK. Depending on the current TAP state and the sampled value of TMS, the next state is entered. Because the TMS pin is sampled on the rising edge of TCK, the *IEEE Standard 1149.1* expects the value on TMS to change on the falling edge of TCK.

Holding TMS high for five consecutive TCK cycles drives the TAP controller state machine to the Test-Logic-Reset state. When the TAP controller enters the Test-Logic-Reset state, the JTAG Instruction Register (IR) resets to the default instruction, IDCODE. Therefore, this sequence can be used as a reset mechanism, similar to asserting TRST. The JTAG Test Access Port state machine can be seen in its entirety in Figure 5-2 on page 58.

By default, the internal pull-up resistor on the TMS pin is enabled after reset. Changes to the pull-up resistor settings on GPIO Port C should ensure that the internal pull-up resistor remains enabled on PC1/TMS; otherwise JTAG communication could be lost.

5.2.1.4 Test Data Input (TDI)

The TDI pin provides a stream of serial information to the IR chain and the DR chains. TDI is sampled on the rising edge of TCK and, depending on the current TAP state and the current instruction, presents this data to the proper shift register chain. Because the TDI pin is sampled on the rising edge of TCK, the *IEEE Standard 1149.1* expects the value on TDI to change on the falling edge of TCK.

By default, the internal pull-up resistor on the TDI pin is enabled after reset. Changes to the pull-up resistor settings on GPIO Port C should ensure that the internal pull-up resistor remains enabled on PC2/TDI; otherwise JTAG communication could be lost.

5.2.1.5 Test Data Output (TDO)

The TDO pin provides an output stream of serial information from the IR chain or the DR chains. The value of TDO depends on the current TAP state, the current instruction, and the data in the chain being accessed. In order to save power when the JTAG port is not being used, the TDO pin is placed in an inactive drive state when not actively shifting out data. Because TDO can be connected to the TDI of another controller in a daisy-chain configuration, the *IEEE Standard 1149.1* expects the value on TDO to change on the falling edge of TCK.

By default, the internal pull-up resistor on the TDO pin is enabled after reset. This assures that the pin remains at a constant logic level when the JTAG port is not being used. The internal pull-up and pull-down resistors can be turned off to save internal power if a High-Z output value is acceptable during certain TAP controller states.

5.2.2 JTAG TAP Controller

The JTAG TAP controller state machine is shown in Figure 5-2 on page 58. The TAP controller state machine is reset to the Test-Logic-Reset state on the assertion of a Power-On-Reset (POR) or the assertion of TRST. Asserting the correct sequence on the TMS pin allows the JTAG module to shift in new instructions, shift in data, or idle during extended testing sequences. For detailed information on the function of the TAP controller and the operations that occur in each state, please refer to IEEE Standard 1149.1.




Figure 5-2. Test Access Port State Machine

5.2.3 Shift Registers

The Shift Registers consist of a serial shift register chain and a parallel load register. The serial shift register chain samples specific information during the TAP controller's CAPTURE states and allows this information to be shifted out of TDO during the TAP controller's SHIFT states. While the sampled data is being shifted out of the chain on TDO, new data is being shifted into the serial shift register on TDI. This new data is stored in the parallel load register during the TAP controller's UPDATE states. Each of the shift registers is discussed in detail in "Register Descriptions" on page 61.

5.2.4 Operational Considerations

There are certain operational considerations when using the JTAG module. Because the JTAG pins can be programmed to be GPIOs, board configuration and reset conditions on these pins must be considered. In addition, because the JTAG module has integrated ARM Serial Wire Debug, the method for switching between these two operational modes is described below.

5.2.4.1 GPIO Functionality

When the controller is reset with either a POR or \overline{RST} , the JTAG/SWD port pins default to their JTAG/SWD configurations. The default configuration includes enabling digital functionality (setting **GPIODEN** to 1), enabling the pull-up resistors (setting **GPIOPUR** to 1), and enabling the alternate hardware function (setting **GPIOAFSEL** to 1) for the PB7 and PC[3:0] JTAG/SWD pins.

It is possible for software to configure these pins as GPIOs after reset by writing 0s to PB7 and PC[3:0] in the **GPIOAFSEL** register. If the user does not require the JTAG/SWD port for debugging or board-level testing, this provides five more GPIOs for use in the design.

Caution – It is possible to create a software sequence that prevents the debugger from connecting to the Stellaris® microcontroller. If the program code loaded into flash immediately changes the JTAG pins to their GPIO functionality, the debugger may not have enough time to connect and halt the controller before the JTAG pin functionality switches. This may lock the debugger out of the part. This can be avoided with a software routine that restores JTAG functionality based on an external or software trigger.

The GPIO commit control registers provide a layer of protection against accidental programming of critical hardware peripherals. Protection is currently provided for the five JTAG/SWD pins (PB7 and PC[3:0]). Writes to protected bits of the **GPIO Alternate Function Select (GPIOAFSEL)** register (see page 168) are not committed to storage unless the **GPIO Lock (GPIOLOCK)** register (see page 178) has been unlocked and the appropriate bits of the **GPIO Commit (GPIOCR)** register (see page 179) have been set to 1.

Recovering a "Locked" Device

Note: Performing the sequence below causes the nonvolatile registers discussed in "Nonvolatile Register Programming" on page 129 to be restored to their factory default values. The mass erase of the flash memory caused by the below sequence occurs prior to the nonvolatile registers being restored.

If software configures any of the JTAG/SWD pins as GPIO and loses the ability to communicate with the debugger, there is a debug sequence that can be used to recover the device. Performing a total of ten JTAG-to-SWD and SWD-to-JTAG switch sequences while holding the device in reset mass erases the flash memory. The sequence to recover the device is:

- 1. Assert and hold the RST signal.
- **2.** Perform the JTAG-to-SWD switch sequence.
- **3.** Perform the SWD-to-JTAG switch sequence.
- **4.** Perform the JTAG-to-SWD switch sequence.
- **5.** Perform the SWD-to-JTAG switch sequence.
- **6.** Perform the JTAG-to-SWD switch sequence.
- **7.** Perform the SWD-to-JTAG switch sequence.
- **8.** Perform the JTAG-to-SWD switch sequence.
- **9.** Perform the SWD-to-JTAG switch sequence.
- **10.** Perform the JTAG-to-SWD switch sequence.

- 11. Perform the SWD-to-JTAG switch sequence.
- **12.** Release the \overline{RST} signal.
- 13. Wait 400 ms.
- 14. Power-cycle the device.

The JTAG-to-SWD and SWD-to-JTAG switch sequences are described in "ARM Serial Wire Debug (SWD)" on page 60. When performing switch sequences for the purpose of recovering the debug capabilities of the device, only steps 1 and 2 of the switch sequence in the section called "JTAG-to-SWD Switching" on page 60 must be performed.

5.2.4.2 Communication with JTAG/SWD

Because the debug clock and the system clock can be running at different frequencies, care must be taken to maintain reliable communication with the JTAG/SWD interface. In the Capture-DR state, the result of the previous transaction, if any, is returned, together with a 3-bit ACK response. Software should check the ACK response to see if the previous operation has completed before initiating a new transaction. Alternatively, if the system clock is at least 8 times faster than the debug clock (TCK or SWCLK), the previous operation has enough time to complete and the ACK bits do not have to be checked.

5.2.4.3 ARM Serial Wire Debug (SWD)

In order to seamlessly integrate the ARM Serial Wire Debug (SWD) functionality, a serial-wire debugger must be able to connect to the Cortex-M3 core without having to perform, or have any knowledge of, JTAG cycles. This is accomplished with a SWD preamble that is issued before the SWD session begins.

The switching preamble used to enable the SWD interface of the SWJ-DP module starts with the TAP controller in the Test-Logic-Reset state. From here, the preamble sequences the TAP controller through the following states: Run Test Idle, Select DR, Select IR, Test Logic Reset, Test Logic Reset, Run Test Idle, Run Test Idle, Select DR, Select IR, Test Logic Reset, Test Logic Reset, Run Test Idle, Select DR, Select IR, and Test Logic Reset states.

Stepping through this sequences of the TAP state machine enables the SWD interface and disables the JTAG interface. For more information on this operation and the SWD interface, see the ARM® CortexTM-M3 Technical Reference Manual and the ARM® CoreSight Technical Reference Manual.

Because this sequence is a valid series of JTAG operations that could be issued, the ARM JTAG TAP controller is not fully compliant to the *IEEE Standard 1149.1*. This is the only instance where the ARM JTAG TAP controller does not meet full compliance with the specification. Due to the low probability of this sequence occurring during normal operation of the TAP controller, it should not affect normal performance of the JTAG interface.

JTAG-to-SWD Switching

To switch the operating mode of the Debug Access Port (DAP) from JTAG to SWD mode, the external debug hardware must send the switching preamble to the device. The 16-bit switch sequence for switching to SWD mode is defined as b1110011110011110, transmitted LSB first. This can also be represented as 16'hE79E when transmitted LSB first. The complete switch sequence should consist of the following transactions on the TCK/SWCLK and TMS/SWDIO signals:

1. Send at least 50 TCK/SWCLK cycles with TMS/SWDIO set to 1. This ensures that both JTAG and SWD are in their reset/idle states.

- 2. Send the 16-bit JTAG-to-SWD switch sequence, 16'hE79E.
- 3. Send at least 50 TCK/SWCLK cycles with TMS/SWDIO set to 1. This ensures that if SWJ-DP was already in SWD mode, before sending the switch sequence, the SWD goes into the line reset state.

SWD-to-JTAG Switching

To switch the operating mode of the Debug Access Port (DAP) from SWD to JTAG mode, the external debug hardware must send a switch sequence to the device. The 16-bit switch sequence for switching to JTAG mode is defined as b1110011100111100, transmitted LSB first. This can also be represented as 16'hE73C when transmitted LSB first. The complete switch sequence should consist of the following transactions on the TCK/SWCLK and TMS/SWDIO signals:

- 1. Send at least 50 TCK/SWCLK cycles with TMS/SWDIO set to 1. This ensures that both JTAG and SWD are in their reset/idle states.
- 2. Send the 16-bit SWD-to-JTAG switch sequence, 16'hE73C.
- 3. Send at least 5 TCK/SWCLK cycles with TMS/SWDIO set to 1. This ensures that if SWJ-DP was already in JTAG mode, before sending the switch sequence, the JTAG goes into the Test Logic Reset state.

5.3 Initialization and Configuration

After a Power-On-Reset or an external reset (\overline{RST}), the JTAG pins are automatically configured for JTAG communication. No user-defined initialization or configuration is needed. However, if the user application changes these pins to their GPIO function, they must be configured back to their JTAG functionality before JTAG communication can be restored. This is done by enabling the five JTAG pins (PB7 and PC[3:0]) for their alternate function using the GPIOAFSEL register. In addition to enabling the alternate functions, any other changes to the GPIO pad configurations on the five JTAG pins (PB7 and PC[3:0]) should be reverted to their default settings.

5.4 Register Descriptions

There are no APB-accessible registers in the JTAG TAP Controller or Shift Register chains. The registers within the JTAG controller are all accessed serially through the TAP Controller. The registers can be broken down into two main categories: Instruction Registers and Data Registers.

5.4.1 Instruction Register (IR)

The JTAG TAP Instruction Register (IR) is a four-bit serial scan chain connected between the JTAG TDI and TDO pins with a parallel load register. When the TAP Controller is placed in the correct states, bits can be shifted into the Instruction Register. Once these bits have been shifted into the chain and updated, they are interpreted as the current instruction. The decode of the Instruction Register bits is shown in Table 5-2 on page 61. A detailed explanation of each instruction, along with its associated Data Register, follows.

Table 5-2. JTAG Instruction Register Commands

| IR[3:0] | Instruction | Description |
|---------|-------------|---|
| 0000 | | Drives the values preloaded into the Boundary Scan Chain by the SAMPLE/PRELOAD instruction onto the pads. |
| 0001 | | Drives the values preloaded into the Boundary Scan Chain by the SAMPLE/PRELOAD instruction into the controller. |

Table 5-2. JTAG Instruction Register Commands (continued)

| IR[3:0] | Instruction | Description |
|------------|------------------|--|
| 0010 | SAMPLE / PRELOAD | Captures the current I/O values and shifts the sampled values out of the Boundary Scan Chain while new preload data is shifted in. |
| 1000 | ABORT | Shifts data into the ARM Debug Port Abort Register. |
| 1010 | DPACC | Shifts data into and out of the ARM DP Access Register. |
| 1011 | APACC | Shifts data into and out of the ARM AC Access Register. |
| 1110 | IDCODE | Loads manufacturing information defined by the <i>IEEE Standard 1149.1</i> into the IDCODE chain and shifts it out. |
| 1111 | BYPASS | Connects TDI to TDO through a single Shift Register chain. |
| All Others | Reserved | Defaults to the BYPASS instruction to ensure that \mathtt{TDI} is always connected to \mathtt{TDO} . |

5.4.1.1 EXTEST Instruction

The EXTEST instruction is not associated with its own Data Register chain. The EXTEST instruction uses the data that has been preloaded into the Boundary Scan Data Register using the SAMPLE/PRELOAD instruction. When the EXTEST instruction is present in the Instruction Register, the preloaded data in the Boundary Scan Data Register associated with the outputs and output enables are used to drive the GPIO pads rather than the signals coming from the core. This allows tests to be developed that drive known values out of the controller, which can be used to verify connectivity. While the EXTEST instruction is present in the Instruction Register, the Boundary Scan Data Register can be accessed to sample and shift out the current data and load new data into the Boundary Scan Data Register.

5.4.1.2 INTEST Instruction

The INTEST instruction is not associated with its own Data Register chain. The INTEST instruction uses the data that has been preloaded into the Boundary Scan Data Register using the SAMPLE/PRELOAD instruction. When the INTEST instruction is present in the Instruction Register, the preloaded data in the Boundary Scan Data Register associated with the inputs are used to drive the signals going into the core rather than the signals coming from the GPIO pads. This allows tests to be developed that drive known values into the controller, which can be used for testing. It is important to note that although the $\overline{\text{RST}}$ input pin is on the Boundary Scan Data Register chain, it is only observable. While the INTEXT instruction is present in the Instruction Register, the Boundary Scan Data Register can be accessed to sample and shift out the current data and load new data into the Boundary Scan Data Register.

5.4.1.3 SAMPLE/PRELOAD Instruction

The SAMPLE/PRELOAD instruction connects the Boundary Scan Data Register chain between TDI and TDO. This instruction samples the current state of the pad pins for observation and preloads new test data. Each GPIO pad has an associated input, output, and output enable signal. When the TAP controller enters the Capture DR state during this instruction, the input, output, and output-enable signals to each of the GPIO pads are captured. These samples are serially shifted out of TDO while the TAP controller is in the Shift DR state and can be used for observation or comparison in various tests.

While these samples of the inputs, outputs, and output enables are being shifted out of the Boundary Scan Data Register, new data is being shifted into the Boundary Scan Data Register from TDI. Once the new data has been shifted into the Boundary Scan Data Register, the data is saved in the parallel load registers when the TAP controller enters the Update DR state. This update of the parallel load register preloads data into the Boundary Scan Data Register that is associated with

each input, output, and output enable. This preloaded data can be used with the EXTEST and INTEST instructions to drive data into or out of the controller. Please see "Boundary Scan Data Register" on page 64 for more information.

5.4.1.4 ABORT Instruction

The ABORT instruction connects the associated ABORT Data Register chain between TDI and TDO. This instruction provides read and write access to the ABORT Register of the ARM Debug Access Port (DAP). Shifting the proper data into this Data Register clears various error bits or initiates a DAP abort of a previous request. Please see the "ABORT Data Register" on page 65 for more information.

5.4.1.5 DPACC Instruction

The DPACC instruction connects the associated DPACC Data Register chain between TDI and TDO. This instruction provides read and write access to the DPACC Register of the ARM Debug Access Port (DAP). Shifting the proper data into this register and reading the data output from this register allows read and write access to the ARM debug and status registers. Please see "DPACC Data Register" on page 65 for more information.

5.4.1.6 APACC Instruction

The APACC instruction connects the associated APACC Data Register chain between TDI and TDO. This instruction provides read and write access to the APACC Register of the ARM Debug Access Port (DAP). Shifting the proper data into this register and reading the data output from this register allows read and write access to internal components and buses through the Debug Port. Please see "APACC Data Register" on page 65 for more information.

5.4.1.7 IDCODE Instruction

The IDCODE instruction connects the associated IDCODE Data Register chain between <code>TDI</code> and <code>TDO</code>. This instruction provides information on the manufacturer, part number, and version of the ARM core. This information can be used by testing equipment and debuggers to automatically configure their input and output data streams. IDCODE is the default instruction that is loaded into the JTAG Instruction Register when a Power-On-Reset (POR) is asserted, <code>TRST</code> is asserted, or the Test-Logic-Reset state is entered. Please see "IDCODE Data Register" on page 64 for more information.

5.4.1.8 BYPASS Instruction

The BYPASS instruction connects the associated BYPASS Data Register chain between TDI and TDO. This instruction is used to create a minimum length serial path between the TDI and TDO ports. The BYPASS Data Register is a single-bit shift register. This instruction improves test efficiency by allowing components that are not needed for a specific test to be bypassed in the JTAG scan chain by loading them with the BYPASS instruction. Please see "BYPASS Data Register" on page 64 for more information.

5.4.2 Data Registers

The JTAG module contains six Data Registers. These include: IDCODE, BYPASS, Boundary Scan, APACC, DPACC, and ABORT serial Data Register chains. Each of these Data Registers is discussed in the following sections.

5.4.2.1 IDCODE Data Register

The format for the 32-bit IDCODE Data Register defined by the *IEEE Standard 1149.1* is shown in Figure 5-3 on page 64. The standard requires that every JTAG-compliant device implement either the IDCODE instruction or the BYPASS instruction as the default instruction. The LSB of the IDCODE Data Register is defined to be a 1 to distinguish it from the BYPASS instruction, which has an LSB of 0. This allows auto configuration test tools to determine which instruction is the default instruction.

The major uses of the JTAG port are for manufacturer testing of component assembly, and program development and debug. To facilitate the use of auto-configuration debug tools, the IDCODE instruction outputs a value of 0x3BA0.0477. This allows the debuggers to automatically configure themselves to work correctly with the Cortex-M3 during debug.

Figure 5-3. IDCODE Register Format



5.4.2.2 BYPASS Data Register

The format for the 1-bit BYPASS Data Register defined by the *IEEE Standard 1149.1* is shown in Figure 5-4 on page 64. The standard requires that every JTAG-compliant device implement either the BYPASS instruction or the IDCODE instruction as the default instruction. The LSB of the BYPASS Data Register is defined to be a 0 to distinguish it from the IDCODE instruction, which has an LSB of 1. This allows auto configuration test tools to determine which instruction is the default instruction.

Figure 5-4. BYPASS Register Format

$$-TDI \longrightarrow 0$$

5.4.2.3 Boundary Scan Data Register

The format of the Boundary Scan Data Register is shown in Figure 5-5 on page 65. Each GPIO pin, starting with a GPIO pin next to the JTAG port pins, is included in the Boundary Scan Data Register. Each GPIO pin has three associated digital signals that are included in the chain. These signals are input, output, and output enable, and are arranged in that order as can be seen in the figure.

When the Boundary Scan Data Register is accessed with the SAMPLE/PRELOAD instruction, the input, output, and output enable from each digital pad are sampled and then shifted out of the chain to be verified. The sampling of these values occurs on the rising edge of <code>TCK</code> in the Capture DR state of the TAP controller. While the sampled data is being shifted out of the Boundary Scan chain in the Shift DR state of the TAP controller, new data can be preloaded into the chain for use with the EXTEST and INTEST instructions. These instructions either force data out of the controller, with the EXTEST instruction, or into the controller, with the INTEST instruction.

Figure 5-5. Boundary Scan Register Format

5.4.2.4 APACC Data Register

The format for the 35-bit APACC Data Register defined by ARM is described in the *ARM*® *Cortex*™-*M3 Technical Reference Manual*.

5.4.2.5 DPACC Data Register

The format for the 35-bit DPACC Data Register defined by ARM is described in the *ARM*® *Cortex*™-*M3 Technical Reference Manual*.

5.4.2.6 ABORT Data Register

The format for the 35-bit ABORT Data Register defined by ARM is described in the *ARM*® *Cortex*™-*M3 Technical Reference Manual*.

6 System Control

System control determines the overall operation of the device. It provides information about the device, controls the clocking to the core and individual peripherals, and handles reset detection and reporting.

6.1 Functional Description

The System Control module provides the following capabilities:

- Device identification, see "Device Identification" on page 66
- Local control, such as reset (see "Reset Control" on page 66), power (see "Power Control" on page 69) and clock control (see "Clock Control" on page 70)
- System control (Run, Sleep, and Deep-Sleep modes), see "System Control" on page 74

6.1.1 Device Identification

Several read-only registers provide software with information on the microcontroller, such as version, part number, SRAM size, flash size, and other features. See the **DID0**, **DID1**, and **DC0-DC4** registers.

6.1.2 Reset Control

This section discusses aspects of hardware functions during reset as well as system software requirements following the reset sequence.

6.1.2.1 CMOD0 and CMOD1 Test-Mode Control Pins

Two pins, CMOD0 and CMOD1, are defined for internal use for testing the microcontroller during manufacture. They have no end-user function and should not be used. The CMOD pins should be connected to ground.

6.1.2.2 Reset Sources

The controller has five sources of reset:

- 1. External reset input pin (RST) assertion, see "External RST Pin" on page 67.
- 2. Power-on reset (POR), see "Power-On Reset (POR)" on page 66.
- 3. Internal brown-out (BOR) detector, see "Brown-Out Reset (BOR)" on page 68.
- **4.** Software-initiated reset (with the software reset registers), see "Software Reset" on page 69.
- 5. A watchdog timer reset condition violation, see "Watchdog Timer Reset" on page 69.

After a reset, the **Reset Cause (RESC)** register is set with the reset cause. The bits in this register are sticky and maintain their state across multiple reset sequences, except when an internal POR is the cause, and then all the other bits in the **RESC** register are cleared except for the POR indicator.

6.1.2.3 Power-On Reset (POR)

Note: The power-on reset also resets the JTAG controller. An external reset does not.

The internal Power-On Reset (POR) circuit monitors the power supply voltage (V_{DD}) and generates a reset signal to all of the internal logic including JTAG when the power supply ramp reaches a threshold value (V_{TH}). The microcontroller must be operating within the specified operating parameters when the on-chip power-on reset pulse is complete. The 3.3-V power supply to the microcontroller must reach 3.0 V within 10 msec of V_{DD} crossing 2.0 V to guarantee proper operation. For applications that require the use of an external reset signal to hold the microcontroller in reset longer than the internal POR, the \overline{RST} input may be used as discussed in "External \overline{RST} Pin" on page 67.

The Power-On Reset sequence is as follows:

- 1. The microcontroller waits for internal POR to go inactive.
- 2. The internal reset is released and the core loads from memory the initial stack pointer, the initial program counter, and the first instruction designated by the program counter, and then begins execution.


The internal POR is only active on the initial power-up of the microcontroller. The Power-On Reset timing is shown in Figure 21-6 on page 532.

6.1.2.4 External RST Pin

Note: It is recommended that the trace for the \overline{RST} signal must be kept as short as possible. Be sure to place any components connected to the \overline{RST} signal as close to the microcontroller as possible.

If the application only uses the internal POR circuit, the $\overline{\text{RST}}$ input must be connected to the power supply (V_{DD}) through an optional pull-up resistor (0 to 100K Ω) as shown in Figure 6-1 on page 67.

Figure 6-1. Basic RST Configuration




 R_{PU} = 0 to 100 k Ω

The external reset pin (RST) resets the microcontroller including the core and all the on-chip peripherals except the JTAG TAP controller (see "JTAG Interface" on page 54). The external reset sequence is as follows:

- 1. The external reset pin (\overline{RST}) is asserted for the duration specified by T_{MIN} and then de-asserted (see "Reset" on page 531).
- 2. The internal reset is released and the core loads from memory the initial stack pointer, the initial program counter, and the first instruction designated by the program counter, and then begins execution.

To improve noise immunity and/or to delay reset at power up, the \overline{RST} input may be connected to an RC network as shown in Figure 6-2 on page 68.

Figure 6-2. External Circuitry to Extend Power-On Reset




 $R_{PU} = 1 k\Omega$ to 100 $k\Omega$

 $C_1 = 1 \text{ nF to } 10 \text{ } \mu\text{F}$

If the application requires the use of an external reset switch, Figure 6-3 on page 68 shows the proper circuitry to use.

Figure 6-3. Reset Circuit Controlled by Switch



Typical R_{PU} = 10 k Ω

Typical R_S = 470 Ω

 $C_1 = 10 \text{ nF}$

The R_{PU} and C₁ components define the power-on delay.

The external reset timing is shown in Figure 21-5 on page 532.

6.1.2.5 Brown-Out Reset (BOR)

A drop in the input voltage resulting in the assertion of the internal brown-out detector can be used to reset the controller. This is initially disabled and may be enabled by software.

The system provides a brown-out detection circuit that triggers if the power supply (V_{DD}) drops below a brown-out threshold voltage (V_{BTH}) . If a brown-out condition is detected, the system may generate a controller interrupt or a system reset.

Brown-out resets are controlled with the **Power-On and Brown-Out Reset Control (PBORCTL)** register. The BORIOR bit in the **PBORCTL** register must be set for a brown-out condition to trigger a reset.

The brown-out reset is equivalent to an assertion of the external $\overline{\mathtt{RST}}$ input and the reset is held active until the proper V_{DD} level is restored. The **RESC** register can be examined in the reset interrupt

handler to determine if a Brown-Out condition was the cause of the reset, thus allowing software to determine what actions are required to recover.

The internal Brown-Out Reset timing is shown in Figure 21-7 on page 532.

6.1.2.6 Software Reset

Software can reset a specific peripheral or generate a reset to the entire system.

Peripherals can be individually reset by software via three registers that control reset signals to each peripheral (see the **SRCRn** registers). If the bit position corresponding to a peripheral is set and subsequently cleared, the peripheral is reset. The encoding of the reset registers is consistent with the encoding of the clock gating control for peripherals and on-chip functions (see "System Control" on page 74). Note that all reset signals for all clocks of the specified unit are asserted as a result of a software-initiated reset.

The entire system can be reset by software by setting the SYSRESETREQ bit in the Cortex-M3 Application Interrupt and Reset Control register resets the entire system including the core. The software-initiated system reset sequence is as follows:

- 1. A software system reset is initiated by writing the SYSRESETREQ bit in the ARM Cortex-M3 Application Interrupt and Reset Control register.
- 2. An internal reset is asserted.
- **3.** The internal reset is deasserted and the controller loads from memory the initial stack pointer, the initial program counter, and the first instruction designated by the program counter, and then begins execution.

The software-initiated system reset timing is shown in Figure 21-8 on page 532.

6.1.2.7 Watchdog Timer Reset

The watchdog timer module's function is to prevent system hangs. The watchdog timer can be configured to generate an interrupt to the controller on its first time-out, and to generate a reset signal on its second time-out.

After the first time-out event, the 32-bit counter is reloaded with the value of the **Watchdog Timer Load (WDTLOAD)** register, and the timer resumes counting down from that value. If the timer counts down to its zero state again before the first time-out interrupt is cleared, and the reset signal has been enabled, the watchdog timer asserts its reset signal to the system. The watchdog timer reset sequence is as follows:

- 1. The watchdog timer times out for the second time without being serviced.
- 2. An internal reset is asserted.
- **3.** The internal reset is released and the controller loads from memory the initial stack pointer, the initial program counter, the first instruction designated by the program counter, and begins execution.

The watchdog reset timing is shown in Figure 21-9 on page 533.

6.1.3 Power Control


The Stellaris[®] microcontroller provides an integrated LDO regulator that may be used to provide power to the majority of the controller's internal logic. For power reduction, the LDO regulator provides

software a mechanism to adjust the regulated value, in small increments (VSTEP), over the range of 2.25 V to 2.75 V (inclusive)—or 2.5 V \pm 10%. The adjustment is made by changing the value of the VADJ field in the **LDO Power Control (LDOPCTL)** register.

Figure 6-4 on page 70 shows the power architecture.

Note: On the printed circuit board, use the LDO output as the source of VDD25 input. In addition, the LDO requires decoupling capacitors. See "On-Chip Low Drop-Out (LDO) Regulator Characteristics" on page 526.

Figure 6-4. Power Architecture



6.1.4 Clock Control

System control determines the control of clocks in this part.

6.1.4.1 Fundamental Clock Sources

There are multiple clock sources for use in the device:

- Internal Oscillator (IOSC). The internal oscillator is an on-chip clock source. It does not require the use of any external components. The frequency of the internal oscillator is 12 MHz ± 30%. Applications that do not depend on accurate clock sources may use this clock source to reduce system cost. The internal oscillator is the clock source the device uses during and following POR. If the main oscillator is required, software must enable the main oscillator following reset and allow the main oscillator to stabilize before changing the clock reference.
- Main Oscillator (MOSC). The main oscillator provides a frequency-accurate clock source by one of two means: an external single-ended clock source is connected to the OSCO input pin, or an external crystal is connected across the OSCO input and OSC1 output pins. If the PLL is being used, the crystal value must be one of the supported frequencies between 3.579545 MHz through 8.192 MHz (inclusive). If the PLL is not being used, the crystal may be any one of the supported frequencies between 1 MHz and 8.192 MHz. The single-ended clock source range is from DC through the specified speed of the device. The supported crystals are listed in the XTAL bit field in the RCC register (see page 85).
- Internal 30-kHz Oscillator. The internal 30-kHz oscillator is similar to the internal oscillator, except that it provides an operational frequency of 30 kHz ± 50%. It is intended for use during Deep-Sleep power-saving modes. This power-savings mode benefits from reduced internal switching and also allows the main oscillator to be powered down.


The internal system clock (SysClk), is derived from any of the above sources plus two others: the output of the main internal PLL, and the internal oscillator divided by four (3 MHz ± 30%). The frequency of the PLL clock reference must be in the range of 3.579545 MHz to 8.192 MHz (inclusive).

The Run-Mode Clock Configuration (RCC) and Run-Mode Clock Configuration 2 (RCC2) registers provide control for the system clock. The RCC2 register is provided to extend fields that offer additional encodings over the RCC register. When used, the RCC2 register field values are used by the logic over the corresponding field in the RCC register. In particular, RCC2 provides for a larger assortment of clock configuration options.

Figure 6-5 on page 72 shows the logic for the main clock tree. The peripheral blocks are driven by the system clock signal and can be individually enabled/disabled. The ADC clock signal is automatically divided down to 16 MHz for proper ADC operation. The PWM clock signal is a synchronous divide of the system clock to provide the PWM circuit with more range (set with PWMDIV in **RCC**).

Note: When the ADC module is in operation, the system clock must be at least 16 MHz.

Figure 6-5. Main Clock Tree



- a. Control provided by RCC register bit/field.
- b. Control provided by RCC register bit/field or RCC2 register bit/field, if overridden with RCC2 register bit USERCC2.
- c. Control provided by RCC2 register bit/field.
- d. Also may be controlled by DSLPCLKCFG when in deep sleep mode.

Note: The figure above shows all features available on all Stellaris® Fury-class devices.

6.1.4.2 Crystal Configuration for the Main Oscillator (MOSC)

The main oscillator supports the use of a select number of crystals. If the main oscillator is used by the PLL as a reference clock, the supported range of crystals is 3.579545 to 8.192 MHz, otherwise, the range of supported crystals is 1 to 8.192 MHz.

The \mathtt{XTAL} bit in the RCC register (see page 85) describes the available crystal choices and default programming values.

Software configures the **RCC** register XTAL field with the crystal number. If the PLL is used in the design, the XTAL field value is internally translated to the PLL settings.

6.1.4.3 Main PLL Frequency Configuration

The main PLL is disabled by default during power-on reset and is enabled later by software if required. Software specifies the output divisor to set the system clock frequency, and enables the main PLL to drive the output. The PLL operates at 400 MHz, but is divided by two prior to the application of the output divisor.

If the main oscillator provides the clock reference to the main PLL, the translation provided by hardware and used to program the PLL is available for software in the **XTAL** to **PLL Translation** (**PLLCFG**) register (see page 90). The internal translation provides a translation within \pm 1% of the targeted PLL VCO frequency. Table 21-8 on page 528 shows the actual PLL frequency and error for a given crystal choice.

The Crystal Value field (XTAL) on page 85 describes the available crystal choices and default programming of the **PLLCFG** register. The crystal number is written into the XTAL field of the **Run-Mode Clock Configuration (RCC)** register. Any time the XTAL field changes, the new settings are translated and the internal PLL settings are updated.

6.1.4.4 PLL Modes

The PLL has two modes of operation: Normal and Power-Down

- Normal: The PLL multiplies the input clock reference and drives the output.
- Power-Down: Most of the PLL internal circuitry is disabled and the PLL does not drive the output.

The modes are programmed using the RCC/RCC2 register fields (see page 85 and page 91).

6.1.4.5 PLL Operation

If a PLL configuration is changed, the PLL output frequency is unstable until it reconverges (relocks) to the new setting. The time between the configuration change and relock is T_{READY} (see Table 21-7 on page 528). During the relock time, the affected PLL is not usable as a clock reference.

The PLL is changed by one of the following:

- Change to the XTAL value in the RCC register—writes of the same value do not cause a relock.
- Change in the PLL from Power-Down to Normal mode.

A counter is defined to measure the T_{READY} requirement. The counter is clocked by the main oscillator. The range of the main oscillator has been taken into account and the down counter is set to 0x1200 (that is, ~600 μ s at an 8.192 MHz external oscillator clock). Hardware is provided to keep the PLL from being used as a system clock until the T_{READY} condition is met after one of the two changes above. It is the user's responsibility to have a stable clock source (like the main oscillator) before the **RCC/RCC2** register is switched to use the PLL.

If the main PLL is enabled and the system clock is switched to use the PLL in one step, the system control hardware continues to clock the controller from the oscillator selected by the RCC/RCC2 register until the main PLL is stable (T_{READY} time met), after which it changes to the PLL. Software can use many methods to ensure that the system is clocked from the main PLL, including periodically polling the PLLLRIS bit in the **Raw Interrupt Status (RIS)** register, and enabling the PLL Lock interrupt.

6.1.5 System Control

For power-savings purposes, the **RCGCn**, **SCGCn**, and **DCGCn** registers control the clock gating logic for each peripheral or block in the system while the controller is in Run, Sleep, and Deep-Sleep mode, respectively.

There are four levels of operation for the device defined as:

- Run Mode. In Run mode, the controller actively executes code. Run mode provides normal operation of the processor and all of the peripherals that are currently enabled by the RCGCn registers. The system clock can be any of the available clock sources including the PLL.
- Sleep Mode. In Sleep mode, the clock frequency of the active peripherals is unchanged, but the processor and the memory subsystem are not clocked and therefore no longer execute code. Sleep mode is entered by the Cortex-M3 core executing a WFI(Wait for Interrupt) instruction. Any properly configured interrupt event in the system will bring the processor back into Run mode. See the system control NVIC section of the ARM® Cortex™-M3 Technical Reference Manual for more details.

Peripherals are clocked that are enabled in the **SCGCn** register when auto-clock gating is enabled (see the **RCC** register) or the **RCGCn** register when the auto-clock gating is disabled. The system clock has the same source and frequency as that during Run mode.

■ Deep-Sleep Mode. In Deep-Sleep mode, the clock frequency of the active peripherals may change (depending on the Run mode clock configuration) in addition to the processor clock being stopped. An interrupt returns the device to Run mode from one of the sleep modes; the sleep modes are entered on request from the code. Deep-Sleep mode is entered by first writing the Deep Sleep Enable bit in the ARM Cortex-M3 NVIC system control register and then executing a WFI instruction. Any properly configured interrupt event in the system will bring the processor back into Run mode. See the system control NVIC section of the ARM® CortexTM-M3 Technical Reference Manual for more details.

The Cortex-M3 processor core and the memory subsystem are not clocked. Peripherals are clocked that are enabled in the **DCGCn** register when auto-clock gating is enabled (see the **RCC** register) or the **RCGCn** register when auto-clock gating is disabled. The system clock source is the main oscillator by default or the internal oscillator specified in the **DSLPCLKCFG** register if one is enabled. When the **DSLPCLKCFG** register is used, the internal oscillator is powered up, if necessary, and the main oscillator is powered down. If the PLL is running at the time of the WFI instruction, hardware will power the PLL down and override the SYSDIV field of the active **RCC/RCC2** register, to be determined by the DSDIVORIDE setting in the **DSLPCLKCFG** register, up to /16 or /64 respectively. When the Deep-Sleep exit event occurs, hardware brings the system clock back to the source and frequency it had at the onset of Deep-Sleep mode before enabling the clocks that had been stopped during the Deep-Sleep duration.

Caution – If the Cortex-M3 Debug Access Port (DAP) has been enabled, and the device wakes from a low power sleep or deep-sleep mode, the core may start executing code before all clocks to peripherals have been restored to their run mode configuration. The DAP is usually enabled by software tools accessing the JTAG or SWD interface when debugging or flash programming. If this condition occurs, a Hard Fault is triggered when software accesses a peripheral with an invalid clock.

A software delay loop can be used at the beginning of the interrupt routine that is used to wake up a system from a WFI (Wait For Interrupt) instruction. This stalls the execution of any code that accesses a peripheral register that might cause a fault. This loop can be removed for production software as the DAP is most likely not enabled during normal execution.

Because the DAP is disabled by default (power on reset), the user can also power-cycle the device. The DAP is not enabled unless it is enabled through the JTAG or SWD interface.

6.2 Initialization and Configuration

The PLL is configured using direct register writes to the RCC/RCC2 register. If the RCC2 register is being used, the USERCC2 bit must be set and the appropriate RCC2 bit/field is used. The steps required to successfully change the PLL-based system clock are:

- 1. Bypass the PLL and system clock divider by setting the BYPASS bit and clearing the USESYS bit in the RCC register. This configures the system to run off a "raw" clock source and allows for the new PLL configuration to be validated before switching the system clock to the PLL.
- 2. Select the crystal value (XTAL) and oscillator source (OSCSRC), and clear the PWRDN bit in RCC/RCC2. Setting the XTAL field automatically pulls valid PLL configuration data for the appropriate crystal, and clearing the PWRDN bit powers and enables the PLL and its output.
- 3. Select the desired system divider (SYSDIV) in RCC/RCC2 and set the USESYS bit in RCC. The SYSDIV field determines the system frequency for the microcontroller.
- 4. Wait for the PLL to lock by polling the PLLLRIS bit in the Raw Interrupt Status (RIS) register.
- 5. Enable use of the PLL by clearing the BYPASS bit in RCC/RCC2.

6.3 Register Map

Table 6-1 on page 75 lists the System Control registers, grouped by function. The offset listed is a hexadecimal increment to the register's address, relative to the System Control base address of 0x400F.E000.

Note: Spaces in the System Control register space that are not used are reserved for future or internal use. Software should not modify any reserved memory address.

Table 6-1. System Control Register Map

| Offset | Name | Type | Reset | Description | See page |
|--------|------|------|-------------|-------------------------|-------------|
| 0x000 | DID0 | RO | - | Device Identification 0 | 77 |
| 0x004 | DID1 | RO | - | Device Identification 1 | 94 |
| 800x0 | DC0 | RO | 0x007F.002F | Device Capabilities 0 | 96 |
| 0x010 | DC1 | RO | 0x0111.71BF | Device Capabilities 1 | 97 |

Table 6-1. System Control Register Map (continued)

| Offset | Name | Туре | Reset | Description | See page |
|--------|------------|-------|-------------|---|-------------|
| 0x014 | DC2 | RO | 0x0307.1013 | Device Capabilities 2 | 99 |
| 0x018 | DC3 | RO | 0x8F07.87C3 | Device Capabilities 3 | 101 |
| 0x01C | DC4 | RO | 0x0000.00FF | Device Capabilities 4 | 103 |
| 0x030 | PBORCTL | R/W | 0x0000.7FFD | Brown-Out Reset Control | 79 |
| 0x034 | LDOPCTL | R/W | 0x0000.0000 | LDO Power Control | 80 |
| 0x040 | SRCR0 | R/W | 0x00000000 | Software Reset Control 0 | 122 |
| 0x044 | SRCR1 | R/W | 0x00000000 | Software Reset Control 1 | 123 |
| 0x048 | SRCR2 | R/W | 0x00000000 | Software Reset Control 2 | 125 |
| 0x050 | RIS | RO | 0x0000.0000 | Raw Interrupt Status | 81 |
| 0x054 | IMC | R/W | 0x0000.0000 | Interrupt Mask Control | 82 |
| 0x058 | MISC | R/W1C | 0x0000.0000 | Masked Interrupt Status and Clear | 83 |
| 0x05C | RESC | R/W | - | Reset Cause | 84 |
| 0x060 | RCC | R/W | 0x078E.3AD1 | Run-Mode Clock Configuration | 85 |
| 0x064 | PLLCFG | RO | - | XTAL to PLL Translation | 90 |
| 0x070 | RCC2 | R/W | 0x0780.2810 | Run-Mode Clock Configuration 2 | 91 |
| 0x100 | RCGC0 | R/W | 0x00000040 | Run Mode Clock Gating Control Register 0 | 104 |
| 0x104 | RCGC1 | R/W | 0x00000000 | Run Mode Clock Gating Control Register 1 | 110 |
| 0x108 | RCGC2 | R/W | 0x00000000 | Run Mode Clock Gating Control Register 2 | 116 |
| 0x110 | SCGC0 | R/W | 0x00000040 | Sleep Mode Clock Gating Control Register 0 | 106 |
| 0x114 | SCGC1 | R/W | 0x00000000 | Sleep Mode Clock Gating Control Register 1 | 112 |
| 0x118 | SCGC2 | R/W | 0x00000000 | Sleep Mode Clock Gating Control Register 2 | 118 |
| 0x120 | DCGC0 | R/W | 0x00000040 | Deep Sleep Mode Clock Gating Control Register 0 | 108 |
| 0x124 | DCGC1 | R/W | 0x00000000 | Deep Sleep Mode Clock Gating Control Register 1 | 114 |
| 0x128 | DCGC2 | R/W | 0x00000000 | Deep Sleep Mode Clock Gating Control Register 2 | 120 |
| 0x144 | DSLPCLKCFG | R/W | 0x0780.0000 | Deep Sleep Clock Configuration | 93 |

6.4 Register Descriptions


All addresses given are relative to the System Control base address of 0x400F.E000.

Register 1: Device Identification 0 (DID0), offset 0x000

This register identifies the version of the device.

Device Identification 0 (DID0)

Base 0x400F.E000 Offset 0x000 Type RO, reset -



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|-------|---|
| 31 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 30:28 | VER | RO | 0x1 | DID0 Version |
| | | | | This field defines the $\textbf{DID0}$ register format version. The version number is numeric. The value of the \mathtt{VER} field is encoded as follows: |
| | | | | Value Description |
| | | | | 0x1 Second version of the DID0 register format. |
| 27:24 | reserved | RO | 0x0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 23:16 | CLASS | RO | 0x1 | Device Class |

The CLASS field value identifies the internal design from which all mask sets are generated for all devices in a particular product line. The CLASS field value is changed for new product lines, for changes in fab process (for example, a remap or shrink), or any case where the MAJOR OR MINOR fields require differentiation from prior devices. The value of the CLASS field is encoded as follows (all other encodings are reserved):

Value Description

0x1 Stellaris® Fury-class devices.

| Bit/Field | Name | Туре | Reset | Description |
|-----------|-------|------|-------|--|
| 15:8 | MAJOR | RO | - | Major Revision |
| | | | | This field specifies the major revision number of the device. The major revision reflects changes to base layers of the design. The major revision number is indicated in the part number as a letter (A for first revision, B for second, and so on). This field is encoded as follows: |
| | | | | Value Description |
| | | | | 0x0 Revision A (initial device) |
| | | | | 0x1 Revision B (first base layer revision) |
| | | | | 0x2 Revision C (second base layer revision) |
| | | | | and so on. |
| 7:0 | MINOR | RO | - | Minor Revision |
| | | | | This field specifies the minor revision number of the device. The minor revision reflects changes to the metal layers of the design. The ${\tt MINOR}$ field value is reset when the ${\tt MAJOR}$ field is changed. This field is numeric and is encoded as follows: |
| | | | | Value Description |
| | | | | 0x0 Initial device, or a major revision update. |
| | | | | 0x1 First metal layer change. |
| | | | | 0x2 Second metal layer change. |
| | | | | and so on. |


Register 2: Brown-Out Reset Control (PBORCTL), offset 0x030

This register is responsible for controlling reset conditions after initial power-on reset.

Brown-Out Reset Control (PBORCTL)

Base 0x400F.E000

Offset 0x030 Type R/W, reset 0x0000.7FFD



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|-------|---|
| 31:2 | reserved | RO | 0x0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 1 | BORIOR | R/W | 0 | BOR Interrupt or Reset |
| | | | | This bit controls how a BOR event is signaled to the controller. If set, a reset is signaled. Otherwise, an interrupt is signaled. |
| 0 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |


Register 3: LDO Power Control (LDOPCTL), offset 0x034

The \mathtt{VADJ} field in this register adjusts the on-chip output voltage ($\mathsf{V}_{\mathsf{OUT}}$).

LDO Power Control (LDOPCTL)

Base 0x400F.E000 Offset 0x034

Type R/W, reset 0x0000.0000



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|-------|---|
| 31:6 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 5:0 | VADJ | R/W | 0x0 | LDO Output Voltage |

This field sets the on-chip output voltage. The programming values for the \mathtt{VADJ} field are provided below.

| Value | $V_{OUT}(V)$ |
|-----------|--------------|
| 0x00 | 2.50 |
| 0x01 | 2.45 |
| 0x02 | 2.40 |
| 0x03 | 2.35 |
| 0x04 | 2.30 |
| 0x05 | 2.25 |
| 0x06-0x3F | Reserved |
| 0x1B | 2.75 |
| 0x1C | 2.70 |
| 0x1D | 2.65 |
| 0x1E | 2.60 |
| 0x1F | 2.55 |


Register 4: Raw Interrupt Status (RIS), offset 0x050

Central location for system control raw interrupts. These are set and cleared by hardware.

Raw Interrupt Status (RIS)

Base 0x400F.E000 Offset 0x050

Type RO, reset 0x0000.0000



| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|-------|--|
| 31:7 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 6 | PLLLRIS | RO | 0 | PLL Lock Raw Interrupt Status |
| | | | | This bit is set when the PLL $\mathrm{T}_{\mathrm{READY}}$ Timer asserts. |
| 5:2 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 1 | BORRIS | RO | 0 | Brown-Out Reset Raw Interrupt Status |
| | | | | This bit is the raw interrupt status for any brown-out conditions. If set, a brown-out condition is currently active. This is an unregistered signal from the brown-out detection circuit. An interrupt is reported if the BORIM bit in the IMC register is set and the BORIOR bit in the PBORCTL register is cleared. |
| 0 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |


Register 5: Interrupt Mask Control (IMC), offset 0x054

Central location for system control interrupt masks.

Interrupt Mask Control (IMC)

Base 0x400F.E000

Offset 0x054 Type R/W, reset 0x0000.0000



| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|-------|---|
| 31:7 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 6 | PLLLIM | R/W | 0 | PLL Lock Interrupt Mask |
| | | | | This bit specifies whether a PLL Lock interrupt is promoted to a controller interrupt. If set, an interrupt is generated if PLLLRIS in RIS is set; otherwise, an interrupt is not generated. |
| 5:2 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 1 | BORIM | R/W | 0 | Brown-Out Reset Interrupt Mask |
| | | | | This bit specifies whether a brown-out condition is promoted to a controller interrupt. If set, an interrupt is generated if BORRIS is set; otherwise, an interrupt is not generated. |
| 0 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |


Register 6: Masked Interrupt Status and Clear (MISC), offset 0x058

On a read, this register gives the current masked status value of the corresponding interrupt. All of the bits are R/W1C and this action also clears the corresponding raw interrupt bit in the **RIS** register (see page 81).

Masked Interrupt Status and Clear (MISC)

Base 0x400F.E000

Offset 0x058
Type R/W1C, reset 0x0000.0000




| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|-------|-------|---|
| 31:7 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 6 | PLLLMIS | R/W1C | 0 | PLL Lock Masked Interrupt Status |
| | | | | This bit is set when the PLL $\rm T_{READY}$ timer asserts. The interrupt is cleared by writing a 1 to this bit. |
| 5:2 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 1 | BORMIS | R/W1C | 0 | BOR Masked Interrupt Status |
| | | | | The ${\tt BORMIS}$ is simply the ${\tt BORRIS}$ ANDed with the mask value, ${\tt BORIM}.$ |
| 0 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |

Register 7: Reset Cause (RESC), offset 0x05C

This register is set with the reset cause after reset. The bits in this register are sticky and maintain their state across multiple reset sequences, except when an power-on reset is the cause, in which case, all bits other than POR in the **RESC** register are cleared.

Reset Cause (RESC)

Base 0x400F.E000 Offset 0x05C Type R/W, reset -



| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|-------|---|
| 31:5 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 4 | SW | R/W | - | Software Reset |
| | | | | When set, indicates a software reset is the cause of the reset event. |
| 3 | WDT | R/W | - | Watchdog Timer Reset |
| | | | | When set, indicates a watchdog reset is the cause of the reset event. |
| 2 | BOR | R/W | - | Brown-Out Reset |
| | | | | When set, indicates a brown-out reset is the cause of the reset event. |
| 1 | POR | R/W | - | Power-On Reset |
| | | | | When set, indicates a power-on reset is the cause of the reset event. |
| 0 | EXT | R/W | - | External Reset |
| | | | | When set, indicates an external reset ($\overline{\tt RST}$ assertion) is the cause of the reset event. |


Register 8: Run-Mode Clock Configuration (RCC), offset 0x060

This register is defined to provide source control and frequency speed.

Run-Mode Clock Configuration (RCC)

Base 0x400F.E000 Offset 0x060

Type R/W, reset 0x078E.3AD1



| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|-------|---|
| 31:28 | reserved | RO | 0x0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 27 | ACG | R/W | 0 | Auto Clock Gating |

This bit specifies whether the system uses the Sleep-Mode Clock Gating Control (SCGCn) registers and Deep-Sleep-Mode Clock Gating Control (DCGCn) registers if the controller enters a Sleep or Deep-Sleep mode (respectively). If set, the SCGCn or DCGCn registers are used to control the clocks distributed to the peripherals when the controller is in a sleep mode. Otherwise, the Run-Mode Clock Gating Control (RCGCn) registers are used when the controller enters a sleep mode

The **RCGCn** registers are always used to control the clocks in Run mode.

This allows peripherals to consume less power when the controller is in a sleep mode and the peripheral is unused.

| Bit/Field | Name | Туре | Reset | Description |
|-----------|-----------|------|-------|--|
| 26:23 | SYSDIV | R/W | 0xF | System Clock Divisor |
| | | | | Specifies which divisor is used to generate the system clock from the PLL output. |
| | | | | Although the PLL VCO frequency is 400 MHz, it is predivided by 2 before the divisor is applied. |
| | | | | Value Divisor (BYPASS=1) Frequency (BYPASS=0) |
| | | | | 0x0 reserved reserved |
| | | | | 0x1 /2 reserved |
| | | | | 0x2 /3 reserved |
| | | | | 0x3 /4 reserved |
| | | | | 0x4 /5 reserved |
| | | | | 0x5 /6 reserved |
| | | | | 0x6 /7 reserved |
| | | | | 0x7 /8 25 MHz |
| | | | | 0x8 /9 22.22 MHz |
| | | | | 0x9 /10 20 MHz |
| | | | | 0xA /11 18.18 MHz |
| | | | | 0xB /12 16.67 MHz |
| | | | | 0xC /13 15.38 MHz |
| | | | | 0xD /14 14.29 MHz |
| | | | | 0xE /15 13.33 MHz |
| | | | | 0xF /16 12.5 MHz (default) |
| | | | | When reading the Run-Mode Clock Configuration (RCC) register (see page 85), the SYSDIV value is MINSYSDIV if a lower divider was requested and the PLL is being used. This lower value is allowed to divide a non-PLL source. |
| 22 | USESYSDIV | R/W | 0 | Enable System Clock Divider |
| | | | | Use the system clock divider as the source for the system clock. The system clock divider is forced to be used when the PLL is selected as the source. |
| 21 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 20 | USEPWMDIV | R/W | 0 | Enable PWM Clock Divisor |
| | | | | Use the PWM clock divider as the source for the PWM clock. |

| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|-------|---|
| 19:17 | PWMDIV | R/W | 0x7 | PWM Unit Clock Divisor |
| | | | | This field specifies the binary divisor used to predivide the system clock down for use as the timing reference for the PWM module. This clock is only power 2 divide and rising edge is synchronous without phase shift from the system clock. |
| | | | | Value Divisor |
| | | | | 0x0 /2 |
| | | | | 0x1 /4 |
| | | | | 0x2 /8 |
| | | | | 0x3 /16 |
| | | | | 0x4 /32 |
| | | | | 0x5 /64 |
| | | | | 0x6 /64 |
| | | | | 0x7 /64 (default) |
| 16:14 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 13 | PWRDN | R/W | 1 | PLL Power Down |
| | | | | This bit connects to the PLL PWRDN input. The reset value of 1 powers down the PLL. |
| 12 | reserved | RO | 1 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 11 | BYPASS | R/W | 1 | PLL Bypass |
| | | | | Chooses whether the system clock is derived from the PLL output or the OSC source. If set, the clock that drives the system is the OSC source. Otherwise, the clock that drives the system is the PLL output clock divided by the system divider. |
| | | | | Note: The ADC must be clocked from the PLL or directly from a 14-MHz to 18-MHz clock source to operate properly. While the ADC works in a 14-18 MHz range, to maintain a 1 M sample/second rate, the ADC must be provided a 16-MHz clock source. |
| 10 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |

April 04, 2010 87

| Bit/Field | Name | Туре | Reset | Description | | | | | | |
|-----------|----------|------|-------|---|----------|--|--|--|--|--|
| 9:6 | XTAL | R/W | 0xB | Crystal Value | | | | | | |
| | | | | This field specifies the crystal value attached to the main oscillat encoding for this field is provided below. | tor. The | | | | | |
| | | | | Value Crystal Frequency (MHz) Not Crystal Frequency (MHz) Using the PLL the PLL |) Using | | | | | |
| | | | | 0x0 1.000 reserved | | | | | | |
| | | | | 0x1 1.8432 reserved | | | | | | |
| | | | | 0x2 2.000 reserved | | | | | | |
| | | | | 0x3 2.4576 reserved | | | | | | |
| | | | | 0x4 3.579545 MHz | | | | | | |
| | | | | 0x5 3.6864 MHz | | | | | | |
| | | | | 0x6 4 MHz | | | | | | |
| | | | | 0x7 4.096 MHz | | | | | | |
| | | | | 0x8 4.9152 MHz | | | | | | |
| | | | | 0x9 5 MHz | | | | | | |
| | | | | 0xA 5.12 MHz | | | | | | |
| | | | | 0xB 6 MHz (reset value) | | | | | | |
| | | | | 0xC 6.144 MHz | | | | | | |
| | | | | 0xD 7.3728 MHz | | | | | | |
| | | | | 0xE 8 MHz | | | | | | |
| | | | | 0xF 8.192 MHz | | | | | | |
| 5:4 | OSCSRC | R/W | 0x1 | Oscillator Source | | | | | | |
| 0.4 | CCCCINC | 1000 | OXI | Selects the input source for the OSC. The values are: | | | | | | |
| | | | | Value Input Source | | | | | | |
| | | | | 0x0 MOSC | | | | | | |
| | | | | Main oscillator | | | | | | |
| | | | | 0x1 IOSC | | | | | | |
| | | | | Internal oscillator (default) | | | | | | |
| | | | | 0x2 IOSC/4 | | | | | | |
| | | | | Internal oscillator / 4 (this is necessary if used as input to | o PLL) | | | | | |
| | | | | 0x3 30 kHz | , | | | | | |
| | | | | 30-KHz internal oscillator | | | | | | |
| | | | | For additional oscillator sources, see the RCC2 register. | | | | | | |
| 3:2 | reserved | RO | 0x0 | Software should not rely on the value of a reserved bit. To provi compatibility with future products, the value of a reserved bit sho preserved across a read-modify-write operation. | | | | | | |
| 1 | IOSCDIS | R/W | 0 | Internal Oscillator Disable | | | | | | |
| | | | | 0: Internal oscillator (IOSC) is enabled. | | | | | | |
| | | | | 1: Internal oscillator is disabled. | | | | | | |

| Bit/Field | Name | Туре | Reset | Description |
|-----------|---------|------|-------|---|
| 0 | MOSCDIS | R/W | 1 | Main Oscillator Disable |
| | | | | 0: Main oscillator is enabled . |
| | | | | 1: Main oscillator is disabled (default). |

Register 9: XTAL to PLL Translation (PLLCFG), offset 0x064


This register provides a means of translating external crystal frequencies into the appropriate PLL settings. This register is initialized during the reset sequence and updated anytime that the XTAL field changes in the **Run-Mode Clock Configuration (RCC)** register (see page 85).

The PLL frequency is calculated using the PLLCFG field values, as follows:

PLLFreq = OSCFreq * F / (R + 1)

XTAL to PLL Translation (PLLCFG)

Base 0x400F.E000 Offset 0x064 Type RO, reset -



| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|-------|---|
| 31:14 | reserved | RO | 0x0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 13:5 | F | RO | - | PLL F Value This field specifies the value supplied to the PLL's F input. |
| 4:0 | R | RO | - | PLL R Value |

This field specifies the value supplied to the PLL's R input.

Register 10: Run-Mode Clock Configuration 2 (RCC2), offset 0x070

This register overrides the **RCC** equivalent register fields when the USERCC2 bit is set, allowing the extended capabilities of the RCC2 register to be used while also providing a means to be backward-compatible to previous parts. The fields within the **RCC2** register occupy the same bit positions as they do within the **RCC** register as LSB-justified.

The SYSDIV2 field is 2 bits wider than the SYSDIV field in the RCC register so that additional larger divisors are possible, allowing a lower system clock frequency for improved Deep Sleep power consumption. The PLL VCO frequency is 400 MHz.

Run-Mode Clock Configuration 2 (RCC2)

Base 0x400F.E000 Offset 0x070

12

reserved

RO

0

Type R/W, reset 0x0780.2810

30

| | USERCC2 | res | served | SYSDIV2 | | | | | | reserved | | | | | | |
|---------------|---------------------------|---------|----------|-------------|----------|---------|---------|-------------------|-------------------------------------|-------------------------------------|------------------------------------|---|-----------------------------------|----------------------------------|----------------------|-------------------|
| Type | R/W | RO | RO | R/W | R/W | R/W | R/W | R/W | R/W | RO | RO | RO | RO | RO | RO | RO |
| Reset | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | reser | ved | PWRDN2 | reserved | BYPASS2 | | rese | rved | | | OSCSRC2 | 2 | | rese | rved | ı |
| Type Reset | RO 0 | RO 0 | R/W 1 | RO 0 | R/W 1 | RO 0 | RO 0 | RO 0 | RO 0 | R/W 0 | R/W 0 | R/W 1 | RO 0 | RO 0 | RO 0 | RO 0 |
| ixeset | U | U | ' | O | | O | U | U | U | U | U | ' | U | U | U | Ü |
| E | Bit/Field Name Type Reset | | Des | Description | | | | | | | | | | | | |
| | 31 | | USER | CC2 | R/V | ٧ | 0 | Use | RCC2 | | | | | | | |
| | | | | | | | | Whe | en set, o | verrides | the RCC | registe | r fields. | | | |
| | 30:29 | | reserv | /ed | RC |) | 0 | com | patibility | with fut | ure prod | he value ucts, the dify-write | value of | a reserv | | |
| | 28:23 | | SYSD | IV2 | R/V | ٧ | 0x0F | Sys | tem Cloc | k Diviso | r | | | | | |
| | | | | | | | | | cifies wh | ich divis | or is use | ed to gen | erate the | e system | clock fr | om the |
| | | | | | | | | | ough the divisor is | | • | ency is 40 | 00 MHz, i | t is predi | vided by | 2 before |
| | | | | | | | | add muc the | itional di ch lower t RCC reg | visor val frequenc iister SYS | ues. This cies durir SDIV en | c registers permits and Deep coding of 111111 | s the sys Sleep m f 1111 pr | tem cloc ode. For ovides / | k to be r example | un at e, where |
| | 22:14 | | reserv | /ed | RC |) | 0 | com | patibility | with fut | ure prod | he value ucts, the dify-write | value of | a reserv | | |
| | 13 | | PWRD | N2 | R/V | ٧ | 1 | Pow | er-Dowr | n PLL | | | | | | |

When set, powers down the PLL.

preserved across a read-modify-write operation.

Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be

| Bit/Field | Name | Туре | Reset | Description | | | | |
|-----------|----------|------|-------|---|--|--|--|--|
| 11 | BYPASS2 | R/W | 1 | Bypass PLL | | | | |
| | | | | When set, bypasses the PLL for the clock source. | | | | |
| 10:7 | reserved | RO | 0x0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. | | | | |
| 6:4 | OSCSRC2 | R/W | 0x1 | Oscillator Source | | | | |
| | | | | Selects the input source for the OSC. The values are: | | | | |
| | | | | Value Description | | | | |
| | | | | 0x0 MOSC | | | | |
| | | | | Main oscillator | | | | |
| | | | | 0x1 IOSC | | | | |
| | | | | Internal oscillator | | | | |
| | | | | 0x2 IOSC/4 | | | | |
| | | | | Internal oscillator / 4 | | | | |
| | | | | 0x3 30 kHz | | | | |
| | | | | 30-kHz internal oscillator | | | | |
| | | | | 0x4 Reserved | | | | |
| | | | | 0x5 Reserved | | | | |
| | | | | 0x6 Reserved | | | | |
| | | | | 0x7 Reserved | | | | |
| 3:0 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. | | | | |

Register 11: Deep Sleep Clock Configuration (DSLPCLKCFG), offset 0x144

This register provides configuration information for the hardware control of Deep Sleep Mode.

Deep Sleep Clock Configuration (DSLPCLKCFG)


Base 0x400F.E000 Offset 0x144

3:0

reserved

RO

Type R/W, reset 0x0780.0000



0x2

0x3

0x4

0x5

0x6

0x7

Reserved

Reserved

Reserved

Reserved

Reserved

30 kHz

OxO Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.


Use 30-kHz internal oscillator as source.

Register 12: Device Identification 1 (DID1), offset 0x004

This register identifies the device family, part number, temperature range, pin count, and package type.

Device Identification 1 (DID1)

Base 0x400F.E000 Offset 0x004 Type RO, reset -



| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|-------|---|
| 31:28 | VER | RO | 0x1 | DID1 Version |
| | | | | This field defines the DID1 register format version. The version number is numeric. The value of the VER field is encoded as follows (all other encodings are reserved): |
| | | | | Value Description |
| | | | | 0x1 Second version of the DID1 register format. |
| 27:24 | FAM | RO | 0x0 | Family |
| | | | | This field provides the family identification of the device within the Luminary Micro product portfolio. The value is encoded as follows (all other encodings are reserved): |
| | | | | Value Description |
| | | | | 0x0 Stellaris family of microcontollers, that is, all devices with external part numbers starting with LM3S. |
| 23:16 | PARTNO | RO | 0x59 | Part Number |
| | | | | This field provides the part number of the device within the family. The value is encoded as follows (all other encodings are reserved): |
| | | | | Value Description |
| | | | | 0x59 LM3S2412 |
| 15:13 | PINCOUNT | RO | 0x2 | Package Pin Count |
| | | | | This field specifies the number of pins on the device package. The value is encoded as follows (all other encodings are reserved): |

Value Description

0x2 100-pin or 108-ball package

| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|-------|---|
| 12:8 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 7:5 | TEMP | RO | - | Temperature Range |
| | | | | This field specifies the temperature rating of the device. The value is encoded as follows (all other encodings are reserved): |
| | | | | Value Description |
| | | | | 0x0 Commercial temperature range (0°C to 70°C) |
| | | | | 0x1 Industrial temperature range (-40°C to 85°C) |
| | | | | 0x2 Extended temperature range (-40°C to 105°C) |
| 4:3 | PKG | RO | - | Package Type |
| | | | | This field specifies the package type. The value is encoded as follows (all other encodings are reserved): |
| | | | | Value Description |
| | | | | 0x0 SOIC package |
| | | | | 0x1 LQFP package |
| | | | | 0x2 BGA package |
| 2 | ROHS | RO | 1 | RoHS-Compliance |
| | | | | This bit specifies whether the device is RoHS-compliant. A 1 indicates the part is RoHS-compliant. |
| 1:0 | QUAL | RO | - | Qualification Status |
| | | | | This field specifies the qualification status of the device. The value is encoded as follows (all other encodings are reserved): |
| | | | | Value Description |
| | | | | 0x0 Engineering Sample (unqualified) |
| | | | | 0x1 Pilot Production (unqualified) |
| | | | | 0x2 Fully Qualified |
| | | | | |


Register 13: Device Capabilities 0 (DC0), offset 0x008

This register is predefined by the part and can be used to verify features.

Device Capabilities 0 (DC0)

Base 0x400F.E000 Offset 0x008

Type RO, reset 0x007F.002F



| Bit/Field | Name | Type | Reset | Description |
|-----------|---------|------|--------|---|
| 31:16 | SRAMSZ | RO | 0x007F | SRAM Size Indicates the size of the on-chip SRAM memory. Value Description |
| 15:0 | FLASHSZ | RO | 0x002F | 0x007F 32 KB of SRAM Flash Size |

Indicates the size of the on-chip flash memory.

Value Description 0x002F 96 KB of Flash

Register 14: Device Capabilities 1 (DC1), offset 0x010

This register provides a list of features available in the system. The Stellaris family uses this register format to indicate the availability of the following family features in the specific device: CANs, PWM, ADC, Watchdog timer, Hibernation module, and debug capabilities. This register also indicates the maximum clock frequency and maximum ADC sample rate. The format of this register is consistent with the **RCGC0**, **SCGC0**, and **DCGC0** clock control registers and the **SRCR0** software reset control register.

Device Capabilities 1 (DC1)

Base 0x400F.E000 Offset 0x010

Type RO, reset 0x0111.71BF

| | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
|-------|----|------|-------|----------|------|------|-------|-------|-----|----------|---------|-----|-----|----------|-----|------|
| | | 1 | | reserved | | | | CAN0 | | reserved | 1 | PWM | | reserved | | ADC |
| Type | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 |
| | | | | | | | | | | | | | | | | |
| | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | | MINS | YSDIV | | rese | rved | MAXAI | DCSPD | MPU | reserved | TEMPSNS | PLL | WDT | swo | SWD | JTAG |
| Туре | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO |
| Reset | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 1 |

| Bit/Field | Name | Type | Reset | Description |
|-----------|-----------|------|-------|---|
| 31:25 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 24 | CAN0 | RO | 1 | CAN Module 0 Present |
| | | | | When set, indicates that CAN unit 0 is present. |
| 23:21 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 20 | PWM | RO | 1 | PWM Module Present |
| | | | | When set, indicates that the PWM module is present. |
| 19:17 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 16 | ADC | RO | 1 | ADC Module Present |
| | | | | When set, indicates that the ADC module is present. |
| 15:12 | MINSYSDIV | RO | 0x7 | System Clock Divider |
| | | | | Minimum 4-bit divider value for system clock. The reset value is |

Value Description

0x7 Specifies a 25-MHz clock with a PLL divider of 8.

system clock divisor using the SYSDIV bit.

hardware-dependent. See the RCC register for how to change the

| Bit/Field | Name | Туре | Reset | Description |
|-----------|-----------|------|-------|---|
| 11:10 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 9:8 | MAXADCSPD | RO | 0x1 | Max ADC Speed |
| | | | | Indicates the maximum rate at which the ADC samples data. |
| | | | | Value Description |
| | | | | 0x1 250K samples/second |
| 7 | MPU | RO | 1 | MPU Present |
| | | | | When set, indicates that the Cortex-M3 Memory Protection Unit (MPU) module is present. See the ARM Cortex-M3 Technical Reference Manual for details on the MPU. |
| 6 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 5 | TEMPSNS | RO | 1 | Temp Sensor Present |
| | | | | When set, indicates that the on-chip temperature sensor is present. |
| 4 | PLL | RO | 1 | PLL Present |
| | | | | When set, indicates that the on-chip Phase Locked Loop (PLL) is present. |
| 3 | WDT | RO | 1 | Watchdog Timer Present |
| | | | | When set, indicates that a watchdog timer is present. |
| 2 | SWO | RO | 1 | SWO Trace Port Present |
| | | | | When set, indicates that the Serial Wire Output (SWO) trace port is present. |
| 1 | SWD | RO | 1 | SWD Present |
| | | | | When set, indicates that the Serial Wire Debugger (SWD) is present. |
| 0 | JTAG | RO | 1 | JTAG Present |
| | | | | When set, indicates that the JTAG debugger interface is present. |

Register 15: Device Capabilities 2 (DC2), offset 0x014

This register provides a list of features available in the system. The Stellaris family uses this register format to indicate the availability of the following family features in the specific device: Analog Comparators, General-Purpose Timers, I2Cs, QEIs, SSIs, and UARTs. The format of this register is consistent with the RCGC1, SCGC1, and DCGC1 clock control registers and the SRCR1 software reset control register.

Device Capabilities 2 (DC2)

Base 0x400F.E000 Offset 0x014

31

Type RO, reset 0x0307.1013

| | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
|-------|-----------|----------|---------------|---------|-----------|---------|------------|--------------------|----------------------|-----------------------|------------|-----------|-----------|--------------------------------|------------|---------|
| | | | rese | rved | 1 | | COMP1 | COMP0 | | | reserved | | 1 | TIMER2 | TIMER1 | TIMER0 |
| Type | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 |
| | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | | reserved | | I2C0 | • | | 1 | reserved | ' | | ' | SSI0 | rese | erved | UART1 | UART0 |
| Туре | RO 0 | RO 0 | RO 0 | RO 1 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 1 | RO 0 | RO 0 | RO 1 | RO 1 |
| | Bit/Field | Ü | Nam reserv | ne | Typ RC | е | Reset 0 | Des Soft com | cription ware sho | ould not with futo | rely on ti | he value | of a res | erved bit f a reserv | . To prov | ride |
| | 25 | | COM | P1 | RO |) | 1 | Ana | log Com | parator | 1 Presen | ıt | | | | |
| | | | | | | | | Whe | en set, in | dicates | that anal | og comp | arator 1 | is prese | nt. | |
| | 24 | | COM | P0 | RO |) | 1 | Ana | log Com | parator (| 0 Presen | ıt | | | | |
| | | | | | | | | Whe | en set, in | dicates | that anal | og comp | arator 0 | is prese | nt. | |
| | 23:19 | | reserv | /ed | RO |) | 0 | com | patibility | with fut | ure prodi | | value of | erved bit f a reserv on. | | |
| | 18 | | TIME | R2 | RO |) | 1 | Time | er 2 Pres | sent | | | | | | |
| | | | | | | | | Whe | en set, in | dicates | that Gen | eral-Pur | oose Tin | ner modu | ıle 2 is p | resent. |
| | 17 | | TIME | R1 | RO |) | 1 | Time | er 1 Pres | ent | | | | | | |
| | | | | | | | | Whe | en set, in | dicates | that Gen | eral-Purp | oose Tin | ner modu | ıle 1 is p | resent. |
| | 16 | | TIME | R0 | RO |) | 1 | Tim | er 0 Pres | sent | | | | | | |
| | | | | | | | | Whe | en set, in | dicates | that Gen | eral-Pur | oose Tin | ner modu | ıle 0 is p | resent. |
| | 15:13 | | reserv | /ed | RO |) | 0 | com | patibility | with fut | ure prodi | | value of | erved bit f a reserv on. | | |
| | 12 | | I2C | 0 | RO |) | 1 | I2C | Module | 0 Preser | nt | | | | | |
| | | | | | | | | Whe | en set, in | dicates | that I2C | module (|) is pres | ent. | | |
| | | | | | | | | | | | | | | | | |

| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|-------|---|
| 11:5 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 4 | SSI0 | RO | 1 | SSI0 Present |
| | | | | When set, indicates that SSI module 0 is present. |
| 3:2 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 1 | UART1 | RO | 1 | UART1 Present |
| | | | | When set, indicates that UART module 1 is present. |
| 0 | UART0 | RO | 1 | UART0 Present |
| | | | | When set, indicates that UART module 0 is present. |

Register 16: Device Capabilities 3 (DC3), offset 0x018

This register provides a list of features available in the system. The Stellaris family uses this register format to indicate the availability of the following family features in the specific device: Analog Comparator I/Os, CCP I/Os, ADC I/Os, and PWM I/Os.

Device Capabilities 3 (DC3)

Base 0x400F.E000

Offset 0x018 Type RO, reset 0x8F07.87C3

| | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | |
|---------------|-----------|---------|----------|---------|---------|---------|---------|--|-----------------------------|---------------------------------------|----------|-----------|----------|--------------|----------|---------|--|
| | 32KHZ | | reserved | | CCP3 | CCP2 | CCP1 | CCP0 | ' | | reserved | , | | ADC2 | ADC1 | ADC0 | |
| Type Reset | RO 1 | RO 0 | RO 0 | RO 0 | RO 1 | RO 1 | RO 1 | RO 1 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 1 | RO 1 | RO 1 | |
| | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
| | PWMFAULT | | reser | ved | | C1PLUS | C1MINUS | C0O | C0PLUS | C0MINUS | 1 | resei | rved | | PWM1 | PWM0 | |
| Type Reset | RO 1 | RO 0 | RO 0 | RO 0 | RO 0 | RO 1 | RO 1 | RO 1 | RO 1 | RO 1 | RO 0 | RO 0 | RO 0 | RO 0 | RO 1 | RO 1 | |
| E | Bit/Field | | Nam | е | Ту | ре | Reset | Des | Description | | | | | | | | |
| | 31 32KHZ | | | Z | R | 0 | 1 | 32K | 32KHz Input Clock Available | | | | | | | | |
| | | | | | | | | | en set, in KHz inpu | dicates a t clock. | ın even | CCP pin | is prese | ent and c | an be us | ed as a | |
| | 30:28 | | reserv | ed | R | 0 | 0 | com | patibility | ould not r with futu cross a re | re produ | icts, the | value of | a reserv | | | |
| | 27 | | CCP | 3 | R | 0 | 1 | CCF | P3 Pin Pi | resent | | | | | | | |
| | | | | | | | | Whe | en set, in | dicates t | hat Capt | ture/Com | npare/PV | VM pin 3 | is prese | ent. | |
| | 26 | | CCP | 2 | R | 0 | 1 | CCF | P2 Pin Pi | resent | | | | | | | |
| | | | | | | | | Whe | en set, in | dicates t | hat Capt | ture/Com | npare/PV | VM pin 2 | is prese | ent. | |
| | 25 | | CCP | 1 | R | 0 | 1 | CCF | P1 Pin Pi | resent | | | | | | | |
| | | | | | | | | Whe | en set, in | dicates t | hat Capt | ture/Com | npare/PV | VM pin 1 | is prese | ent. | |
| | 24 | | CCP | 0 | R | 0 | 1 | CCF | P0 Pin Pi | resent | | | | | | | |
| | | | | | | | | Whe | en set, in | dicates t | hat Capt | ture/Com | npare/PV | VM pin 0 | is prese | ent. | |
| | 23:19 | | reserv | ed | R | 0 | 0 | com | patibility | ould not r with futu cross a re | re produ | ucts, the | value of | a reserv | | | |
| | 18 | | ADC | 2 | R | 0 | 1 | ADO | C2 Pin Pi | resent | | | | | | | |
| | | | | | | | | When set, indicates that ADC pin 2 is present. | | | | | | | | | |
| | 17 | | ADC | 1 | R | 0 | 1 | ADO | C1 Pin Pi | resent | | | | | | | |
| | | | | | | | | Whe | en set, in | dicates t | hat ADC | pin 1 is | present | . | | | |
| | 16 | | ADC | 0 | R | 0 | 1 | ADO | C0 Pin Pi | resent | | | | | | | |

When set, indicates that ADC pin 0 is present.

| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|-------|---|
| 15 | PWMFAULT | RO | 1 | PWM Fault Pin Present |
| | | | | When set, indicates that the PWM Fault pin is present. |
| 14:11 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 10 | C1PLUS | RO | 1 | C1+ Pin Present |
| | | | | When set, indicates that the analog comparator 1 (+) input pin is present. |
| 9 | C1MINUS | RO | 1 | C1- Pin Present |
| | | | | When set, indicates that the analog comparator 1 (-) input pin is present. |
| 8 | C0O | RO | 1 | C0o Pin Present |
| | | | | When set, indicates that the analog comparator 0 output pin is present. |
| 7 | C0PLUS | RO | 1 | C0+ Pin Present |
| | | | | When set, indicates that the analog comparator 0 (+) input pin is present. |
| 6 | COMINUS | RO | 1 | C0- Pin Present |
| | | | | When set, indicates that the analog comparator 0 (-) input pin is present. |
| 5:2 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 1 | PWM1 | RO | 1 | PWM1 Pin Present |
| | | | | When set, indicates that the PWM pin 1 is present. |
| 0 | PWM0 | RO | 1 | PWM0 Pin Present |
| | | | | When set, indicates that the PWM pin 0 is present. |


Register 17: Device Capabilities 4 (DC4), offset 0x01C

This register provides a list of features available in the system. The Stellaris family uses this register format to indicate the availability of the following family features in the specific device: Ethernet MAC and PHY, GPIOs, and CCP I/Os. The format of this register is consistent with the **RCGC2**, **SCGC2**, and **DCGC2** clock control registers and the **SRCR2** software reset control register.

Device Capabilities 4 (DC4)

Base 0x400F.E000

Offset 0x01C Type RO, reset 0x0000.00FF



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|-------|---|
| 31:8 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 7 | GPIOH | RO | 1 | GPIO Port H Present |
| | | | | When set, indicates that GPIO Port H is present. |
| 6 | GPIOG | RO | 1 | GPIO Port G Present |
| | | | | When set, indicates that GPIO Port G is present. |
| 5 | GPIOF | RO | 1 | GPIO Port F Present |
| | | | | When set, indicates that GPIO Port F is present. |
| 4 | GPIOE | RO | 1 | GPIO Port E Present |
| | | | | When set, indicates that GPIO Port E is present. |
| 3 | GPIOD | RO | 1 | GPIO Port D Present |
| | | | | When set, indicates that GPIO Port D is present. |
| 2 | GPIOC | RO | 1 | GPIO Port C Present |
| | | | | When set, indicates that GPIO Port C is present. |
| 1 | GPIOB | RO | 1 | GPIO Port B Present |
| | | | | When set, indicates that GPIO Port B is present. |
| 0 | GPIOA | RO | 1 | GPIO Port A Present |
| | | | | When set, indicates that GPIO Port A is present. |


Register 18: Run Mode Clock Gating Control Register 0 (RCGC0), offset 0x100

This register controls the clock gating logic. Each bit controls a clock enable for a given interface, function, or unit. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled (saving power). If the unit is unclocked, reads or writes to the unit will generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional units are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or units to control. This is to assure reasonable code compatibility with other family and future parts. **RCGC0** is the clock configuration register for running operation, **SCGC0** for Sleep operation, and **DCGC0** for Deep-Sleep operation. Setting the ACG bit in the **Run-Mode Clock Configuration (RCC)** register specifies that the system uses sleep modes.

Run Mode Clock Gating Control Register 0 (RCGC0)

Base 0x400F.E000 Offset 0x100

Type R/W, reset 0x00000040



| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|-------|---|
| 31:25 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 24 | CAN0 | R/W | 0 | CAN0 Clock Gating Control |
| | | | | This bit controls the clock gating for CAN unit 0. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. |
| 23:21 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 20 | PWM | R/W | 0 | PWM Clock Gating Control |
| | | | | This bit controls the clock gating for the PWM module. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, a read or write to the unit generates a bus fault. |
| 19:17 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 16 | ADC | R/W | 0 | ADC0 Clock Gating Control |
| | | | | TI: 1" |

This bit controls the clock gating for SAR ADC module 0. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, a read or write to the unit generates a bus fault.

| Bit/Field | Name | Туре | Reset | Description |
|-----------|-----------|------|-------|---|
| 15:10 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 9:8 | MAXADCSPD | R/W | 0 | ADC Sample Speed |
| | | | | This field sets the rate at which the ADC samples data. You cannot set the rate higher than the maximum rate. You can set the sample rate by setting the MAXADCSPD bit as follows: |
| | | | | Value Description |
| | | | | 0x1 250K samples/second |
| | | | | 0x0 125K samples/second |
| 7 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 6 | reserved | RO | 1 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 5:4 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 3 | WDT | R/W | 0 | WDT Clock Gating Control |
| | | | | This bit controls the clock gating for the WDT module. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, a read or write to the unit generates a bus fault. |
| 2:0 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |

Register 19: Sleep Mode Clock Gating Control Register 0 (SCGC0), offset 0x110

This register controls the clock gating logic. Each bit controls a clock enable for a given interface, function, or unit. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled (saving power). If the unit is unclocked, reads or writes to the unit will generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional units are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or units to control. This is to assure reasonable code compatibility with other family and future parts. **RCGC0** is the clock configuration register for running operation, **SCGC0** for Sleep operation, and **DCGC0** for Deep-Sleep operation. Setting the ACG bit in the **Run-Mode Clock Configuration (RCC)** register specifies that the system uses sleep modes.

Sleep Mode Clock Gating Control Register 0 (SCGC0)

Base 0x400F.E000 Offset 0x110

Type R/W, reset 0x00000040

| | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
|---------------|---------|---------|------|------------|---------|---------|--------------|--------------|----------|----------------|------|------|------------|----------|----------|---------|
| | | • | ' | reserved | | 1 | | CAN0 | | reserved | | PWM | | reserved | 1 | ADC |
| Туре | RO | RO | RO | RO | RO | RO | RO | R/W | RO | RO | RO | R/W | RO | RO | RO | R/W |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | | | | | | | | | | | | | | | | |
| | | 1 | rese | rved | | ı | MAXAI | DCSPD | reserved | reserved | rese | rved | WDT | | reserved | |
| Type | RO | RO | rese | rved RO | RO | RO | MAXAI R/W | DCSPD R/W | reserved | reserved RO | rese | rved | WDT R/W | RO | reserved | RO |
| Type Reset | RO 0 | RO 0 | | | RO 0 | RO 0 | | | | | | | | RO 0 | | RO 0 |

| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|-------|---|
| 31:25 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 24 | CAN0 | R/W | 0 | CAN0 Clock Gating Control |
| | | | | This bit controls the clock gating for CAN unit 0. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. |
| 23:21 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 20 | PWM | R/W | 0 | PWM Clock Gating Control |
| | | | | This bit controls the clock gating for the PWM module. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, a read or write to the unit generates a bus fault. |
| 19:17 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 16 | ADC | R/W | 0 | ADC0 Clock Gating Control |
| | | | | This bit controls the clock gating for SAR ADC module 0. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, a read or write to the unit generates |

a bus fault.

| Bit/Field | Name | Туре | Reset | Description |
|-----------|-----------|------|-------|---|
| 15:10 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 9:8 | MAXADCSPD | R/W | 0 | ADC Sample Speed |
| | | | | This field sets the rate at which the ADC samples data. You cannot set the rate higher than the maximum rate. You can set the sample rate by setting the MAXADCSPD bit as follows: |
| | | | | Value Description |
| | | | | 0x1 250K samples/second |
| | | | | 0x0 125K samples/second |
| 7 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 6 | reserved | RO | 1 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 5:4 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 3 | WDT | R/W | 0 | WDT Clock Gating Control |
| | | | | This bit controls the clock gating for the WDT module. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, a read or write to the unit generates a bus fault. |
| 2:0 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |

Register 20: Deep Sleep Mode Clock Gating Control Register 0 (DCGC0), offset 0x120

This register controls the clock gating logic. Each bit controls a clock enable for a given interface, function, or unit. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled (saving power). If the unit is unclocked, reads or writes to the unit will generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional units are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or units to control. This is to assure reasonable code compatibility with other family and future parts. **RCGC0** is the clock configuration register for running operation, **SCGC0** for Sleep operation, and **DCGC0** for Deep-Sleep operation. Setting the ACG bit in the **Run-Mode Clock Configuration (RCC)** register specifies that the system uses sleep modes.

Deep Sleep Mode Clock Gating Control Register 0 (DCGC0)

28

Base 0x400F.E000 Offset 0x120

Type R/W, reset 0x00000040

30

| | | | | reserved | | | • | CAN0 | | reserved | | PWM | | | | ADC |
|---------------|-----------|---------|---------|----------|----------|----------|---------|----------|-----------|-------------------------|-----------|------------|-----------|--|------------|----------|
| Type Reset | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | R/W 0 | RO 0 | RO 0 | RO 0 | R/W 0 | RO 0 | RO 0 | RO 0 | R/W 0 |
| Reset | | | | | | | | | | | | | | | | - |
| ſ | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | | | | ļ | reserved | | | | | reserved | | rved | WDT | | reserved | |
| Type Reset | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 1 | RO 0 | RO 0 | R/W 0 | RO 0 | RO 0 | RO 0 |
| | | | | | | | | | | | | | | | | |
| F | Bit/Field | | Nam | ıe. | Тур | ne | Reset | Des | cription | | | | | | | |
| _ | nor icia | | Nam | | 1 71 | , | 110001 | DCS | oription | | | | | | | |
| | 31:25 | | reserv | red | R | C | 0 | | | | • | | | | . To prov | |
| | | | | | | | | | | with futu cross a re | • | - | | | ed bit sh | ould be |
| | | | | | | | | pres | ocived a | 51033 a 10 | Jau-moc | any-write | operatio | <i>,</i> , , , , , , , , , , , , , , , , , , | | |
| | 24 CAN0 | | | | R/ | N | 0 | CAN | 10 Clock | Gating (| Control | | | | | |
| | | | | | | | | This | bit cont | rols the c | lock gat | ing for C | AN unit | 0. If set, | the unit r | eceives |
| | | | | | | | | a clo | ock and | functions | . Otherw | vise, the | unit is u | nclocked | d and disa | abled. |
| | 23:21 | | reserv | red | R |) | 0 | Soft | ware sh | ould not i | elv on tl | he value | of a res | erved bit | t. To prov | ide |
| | 20.21 | | 100011 | ou | | | Ü | | | | | | | | ed bit sh | |
| | | | | | | | | pres | served a | cross a re | ead-mod | dify-write | operation | n. | | |
| | 20 | | PWI | И | R/ | N | 0 | PWI | M Clock | Gating C | ontrol | | | | | |
| | | | | | | | | This | bit cont | rols the c | lock dat | ing for th | ne PWM | module | If set, th | e unit |
| | | | | | | | | | | | | | | | unclocked | |
| | | | | | | | | | | he unit is | unclock | ked, a re | ad or wr | ite to the | unit gen | erates |
| | | | | | | | | a bu | ıs fault. | | | | | | | |
| | 19:17 | | reserv | ed . | R | C | 0 | Soft | ware sho | ould not i | ely on th | he value | of a res | erved bit | . To prov | ide |
| | | | | | | | | | | | | | | | ed bit sh | ould be |
| | | | | | | | | pres | served a | cross a re | ead-mod | aity-write | operation | on. | | |
| | 16 | | ADO | | R/ | Ν | 0 | ADO | 0 Clock | Gating (| Control | | | | | |

a bus fault.

This bit controls the clock gating for SAR ADC module 0. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, a read or write to the unit generates

| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|-------|---|
| 15:7 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 6 | reserved | RO | 1 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 5:4 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 3 | WDT | R/W | 0 | WDT Clock Gating Control |
| | | | | This bit controls the clock gating for the WDT module. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, a read or write to the unit generates a bus fault. |
| 2:0 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |


Register 21: Run Mode Clock Gating Control Register 1 (RCGC1), offset 0x104

This register controls the clock gating logic. Each bit controls a clock enable for a given interface, function, or unit. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled (saving power). If the unit is unclocked, reads or writes to the unit will generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional units are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or units to control. This is to assure reasonable code compatibility with other family and future parts. **RCGC1** is the clock configuration register for running operation, **SCGC1** for Sleep operation, and **DCGC1** for Deep-Sleep operation. Setting the ACG bit in the **Run-Mode Clock Configuration (RCC)** register specifies that the system uses sleep modes.

Run Mode Clock Gating Control Register 1 (RCGC1)

Base 0x400F.E000 Offset 0x104

Type R/W, reset 0x00000000



| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|-------|--|
| 31:26 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 25 | COMP1 | R/W | 0 | Analog Comparator 1 Clock Gating |
| | | | | This bit controls the clock gating for analog comparator 1. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault. |
| 24 | COMP0 | R/W | 0 | Analog Comparator 0 Clock Gating |
| | | | | This bit controls the clock gating for analog comparator 0. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault. |
| 23:19 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 18 | TIMER2 | R/W | 0 | Timer 2 Clock Gating Control |
| | | | | This hit controls the clock gating for Conoral Durnage Timer module 2 |

This bit controls the clock gating for General-Purpose Timer module 2. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.

| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|-------|---|
| 17 | TIMER1 | R/W | 0 | Timer 1 Clock Gating Control |
| | | | | This bit controls the clock gating for General-Purpose Timer module 1. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault. |
| 16 | TIMER0 | R/W | 0 | Timer 0 Clock Gating Control |
| | | | | This bit controls the clock gating for General-Purpose Timer module 0. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault. |
| 15:13 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 12 | I2C0 | R/W | 0 | I2C0 Clock Gating Control |
| | | | | This bit controls the clock gating for I2C module 0. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault. |
| 11:5 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 4 | SSI0 | R/W | 0 | SSI0 Clock Gating Control |
| | | | | This bit controls the clock gating for SSI module 0. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault. |
| 3:2 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 1 | UART1 | R/W | 0 | UART1 Clock Gating Control |
| | | | | This bit controls the clock gating for UART module 1. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault. |
| 0 | UART0 | R/W | 0 | UART0 Clock Gating Control |
| | | | | This bit controls the clock gating for UART module 0. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault. |

April 04, 2010 111
Texas Instruments-Production Data

Register 22: Sleep Mode Clock Gating Control Register 1 (SCGC1), offset 0x114

This register controls the clock gating logic. Each bit controls a clock enable for a given interface, function, or unit. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled (saving power). If the unit is unclocked, reads or writes to the unit will generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional units are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or units to control. This is to assure reasonable code compatibility with other family and future parts. **RCGC1** is the clock configuration register for running operation, **SCGC1** for Sleep operation, and **DCGC1** for Deep-Sleep operation. Setting the ACG bit in the **Run-Mode Clock Configuration (RCC)** register specifies that the system uses sleep modes.

Sleep Mode Clock Gating Control Register 1 (SCGC1)

Base 0x400F.E000 Offset 0x114 Type R/W, reset 0x00000000

| | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
|-------|----|----|------|------|----|----|-------|-------|----|----|----------|----|----|--------|--------|--------|
| | | | rese | rved | | | COMP1 | COMP0 | | | reserved | | | TIMER2 | TIMER1 | TIMER0 |
| Туре | RO | RO | RO | RO | RO | RO | R/W | R/W | RO | RO | RO | RO | RO | R/W | R/W | R/W |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |

| | | reserved | | I2C0 | reserved SSI0 reserved | | | | | | rved | UART1 | UART0 | | | |
|-------|----|----------|----|------|------------------------|----|----|----|----|----|------|-------|-------|----|-----|-----|
| Type | RO | RO | RO | R/W | RO | RO | RO | RO | RO | RO | RO | R/W | RO | RO | R/W | R/W |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|-------|--|
| 31:26 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 25 | COMP1 | R/W | 0 | Analog Comparator 1 Clock Gating |
| | | | | This bit controls the clock gating for analog comparator 1. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault. |
| 24 | COMP0 | R/W | 0 | Analog Comparator 0 Clock Gating |
| | | | | This bit controls the clock gating for analog comparator 0. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault. |
| 23:19 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 18 | TIMER2 | R/W | 0 | Timer 2 Clock Gating Control |

This bit controls the clock gating for General-Purpose Timer module 2. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.

| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|-------|---|
| 17 | TIMER1 | R/W | 0 | Timer 1 Clock Gating Control |
| | | | | This bit controls the clock gating for General-Purpose Timer module 1. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault. |
| 16 | TIMER0 | R/W | 0 | Timer 0 Clock Gating Control |
| | | | | This bit controls the clock gating for General-Purpose Timer module 0. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault. |
| 15:13 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 12 | I2C0 | R/W | 0 | I2C0 Clock Gating Control |
| | | | | This bit controls the clock gating for I2C module 0. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault. |
| 11:5 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 4 | SSI0 | R/W | 0 | SSI0 Clock Gating Control |
| | | | | This bit controls the clock gating for SSI module 0. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault. |
| 3:2 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 1 | UART1 | R/W | 0 | UART1 Clock Gating Control |
| | | | | This bit controls the clock gating for UART module 1. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault. |
| 0 | UART0 | R/W | 0 | UART0 Clock Gating Control |
| | | | | This bit controls the clock gating for UART module 0. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault. |

April 04, 2010 113

Register 23: Deep Sleep Mode Clock Gating Control Register 1 (DCGC1), offset 0x124

This register controls the clock gating logic. Each bit controls a clock enable for a given interface, function, or unit. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled (saving power). If the unit is unclocked, reads or writes to the unit will generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional units are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or units to control. This is to assure reasonable code compatibility with other family and future parts. **RCGC1** is the clock configuration register for running operation, **SCGC1** for Sleep operation, and **DCGC1** for Deep-Sleep operation. Setting the ACG bit in the **Run-Mode Clock Configuration (RCC)** register specifies that the system uses sleep modes.

Deep Sleep Mode Clock Gating Control Register 1 (DCGC1)

reserved

Base 0x400F.E000 Offset 0x124

Type R/W, reset 0x00000000

30

| | | | | | 1 | | | 1 | | | | | 1 | | 1 | |
|---------------|-----------|----------|---------|----------|---------|---------|----------|--------------|------------|------------|-----------|-------------------------------------|-----------|-----------|----------|----------|
| Type Reset | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | R/W 0 | R/W 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | R/W 0 | R/W 0 | R/W 0 |
| | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | | reserved | | I2C0 | | | 1 | reserved | | | | SSI0 | rese | rved | UART1 | UART0 |
| Type Reset | RO 0 | RO 0 | RO 0 | R/W 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | R/W 0 | RO 0 | RO 0 | R/W 0 | R/W 0 |
| E | Bit/Field | | Nam | ne | Ту | ре | Reset | Des | cription | | | | | | | |
| | 31:26 | | reserv | ved | R | 0 | 0 | com | patibility | with futu | ıre prod | he value ucts, the dify-write | value of | a reserv | | |
| | 25 | | COM | P1 | R/ | W | 0 | Ana | log Com | parator 1 | 1 Clock (| Gating | | | | |
| | | | | | | | | rece disa | eives a cl | ock and | function | ing for ar s. Othen ed, reads | wise, the | unit is ເ | ınclocke | d and |
| | 24 | | СОМ | P0 | R/ | W | 0 | Ana | log Com | parator (| Clock (| Gating | | | | |
| | | | | | | | | rece disa | eives a cl | ock and | function | ing for an s. Othen ed, reads | wise, the | unit is ເ | ınclocke | d and |
| | 23:19 | | reserv | ved | R | 0 | 0 | com | patibility | with futu | ıre prod | he value ucts, the dify-write | value of | a reserv | | |
| | 18 | | TIME | R2 | R/ | W | 0 | Time | er 2 Cloc | k Gating | Control | | | | | |
| | | | | | | | | This | bit cont | rols the o | clock gat | ting for G | eneral-F | Purpose | Timer m | odule 2. |

COMP1

unit will generate a bus fault.

If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the

| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|-------|---|
| 17 | TIMER1 | R/W | 0 | Timer 1 Clock Gating Control |
| | | | | This bit controls the clock gating for General-Purpose Timer module 1. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault. |
| 16 | TIMER0 | R/W | 0 | Timer 0 Clock Gating Control |
| | | | | This bit controls the clock gating for General-Purpose Timer module 0. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault. |
| 15:13 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 12 | I2C0 | R/W | 0 | I2C0 Clock Gating Control |
| | | | | This bit controls the clock gating for I2C module 0. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault. |
| 11:5 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 4 | SSI0 | R/W | 0 | SSI0 Clock Gating Control |
| | | | | This bit controls the clock gating for SSI module 0. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault. |
| 3:2 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 1 | UART1 | R/W | 0 | UART1 Clock Gating Control |
| | | | | This bit controls the clock gating for UART module 1. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault. |
| 0 | UART0 | R/W | 0 | UART0 Clock Gating Control |
| | | | | This bit controls the clock gating for UART module 0. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault. |

April 04, 2010 115

Register 24: Run Mode Clock Gating Control Register 2 (RCGC2), offset 0x108

This register controls the clock gating logic. Each bit controls a clock enable for a given interface, function, or unit. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled (saving power). If the unit is unclocked, reads or writes to the unit will generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional units are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or units to control. This is to assure reasonable code compatibility with other family and future parts. **RCGC2** is the clock configuration register for running operation, **SCGC2** for Sleep operation, and **DCGC2** for Deep-Sleep operation. Setting the ACG bit in the **Run-Mode Clock Configuration (RCC)** register specifies that the system uses sleep modes.

Run Mode Clock Gating Control Register 2 (RCGC2)

Base 0x400F.E000 Offset 0x108

Type R/W, reset 0x00000000

| _ | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
|-------|----|----|----|------|-----------|----|----|------|-------|-------|-------|-------|-------|-------|-------|-------|
| | | 1 | | | | | | rese | rved | | | | | | | |
| Туре | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | | | | rese | rved I | | | | GPIOH | GPIOG | GPIOF | GPIOE | GPIOD | GPIOC | GPIOB | GPIOA |
| Туре | RO | RO | RO | RO | RO | RO | RO | RO | R/W |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|-------|---|
| 31:8 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 7 | GPIOH | R/W | 0 | Port H Clock Gating Control |
| | | | | This bit controls the clock gating for Port H. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault. |
| 6 | GPIOG | R/W | 0 | Port G Clock Gating Control |
| | | | | This bit controls the clock gating for Port G. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault. |
| 5 | GPIOF | R/W | 0 | Port F Clock Gating Control |
| | | | | This bit controls the clock gating for Port F. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault. |
| 4 | GPIOE | R/W | 0 | Port E Clock Gating Control |
| | | | | |

This bit controls the clock gating for Port E. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.

| Bit/Field | Name | Type | Reset | Description |
|-----------|-------|------|-------|---|
| 3 | GPIOD | R/W | 0 | Port D Clock Gating Control |
| | | | | This bit controls the clock gating for Port D. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault. |
| 2 | GPIOC | R/W | 0 | Port C Clock Gating Control |
| | | | | This bit controls the clock gating for Port C. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault. |
| 1 | GPIOB | R/W | 0 | Port B Clock Gating Control |
| | | | | This bit controls the clock gating for Port B. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault. |
| 0 | GPIOA | R/W | 0 | Port A Clock Gating Control |
| | | | | This bit controls the clock gating for Port A. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault. |

Register 25: Sleep Mode Clock Gating Control Register 2 (SCGC2), offset 0x118

This register controls the clock gating logic. Each bit controls a clock enable for a given interface, function, or unit. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled (saving power). If the unit is unclocked, reads or writes to the unit will generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional units are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or units to control. This is to assure reasonable code compatibility with other family and future parts. RCGC2 is the clock configuration register for running operation, SCGC2 for Sleep operation, and DCGC2 for Deep-Sleep operation. Setting the ACG bit in the Run-Mode Clock Configuration (RCC) register specifies that the system uses sleep modes.

Sleep Mode Clock Gating Control Register 2 (SCGC2)

Base 0x400F.E000 Offset 0x118

Type R/W, reset 0x00000000

| | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
|--------|----|----|----|------|-----------|----|----|------|-------|-------|-------|-------|-------|-------|-------|-------|
| | | | | • | | | | rese | rved | | | | | | | |
| Type • | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| | | | | | | | | | | | | | | | | |
| | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | | 1 | | rese | rved I | | | ı | GPIOH | GPIOG | GPIOF | GPIOE | GPIOD | GPIOC | GPIOB | GPIOA |
| Туре | RO | RO | RO | RO | RO | RO | RO | RO | R/W |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|-------|---|
| 31:8 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 7 | GPIOH | R/W | 0 | Port H Clock Gating Control |
| | | | | This bit controls the clock gating for Port H. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault. |
| 6 | GPIOG | R/W | 0 | Port G Clock Gating Control |
| | | | | This bit controls the clock gating for Port G. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault. |
| 5 | GPIOF | R/W | 0 | Port F Clock Gating Control |
| | | | | This bit controls the clock gating for Port F. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault. |
| 4 | GPIOE | R/W | 0 | Port E Clock Gating Control |
| | | | | This bit controls the clock gating for Port E. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If |

the unit is unclocked, reads or writes to the unit will generate a bus fault.

| Bit/Field | Name | Type | Reset | Description |
|-----------|-------|------|-------|---|
| 3 | GPIOD | R/W | 0 | Port D Clock Gating Control |
| | | | | This bit controls the clock gating for Port D. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault. |
| 2 | GPIOC | R/W | 0 | Port C Clock Gating Control |
| | | | | This bit controls the clock gating for Port C. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault. |
| 1 | GPIOB | R/W | 0 | Port B Clock Gating Control |
| | | | | This bit controls the clock gating for Port B. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault. |
| 0 | GPIOA | R/W | 0 | Port A Clock Gating Control |
| | | | | This bit controls the clock gating for Port A. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault. |

Register 26: Deep Sleep Mode Clock Gating Control Register 2 (DCGC2), offset 0x128

This register controls the clock gating logic. Each bit controls a clock enable for a given interface, function, or unit. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled (saving power). If the unit is unclocked, reads or writes to the unit will generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional units are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or units to control. This is to assure reasonable code compatibility with other family and future parts. RCGC2 is the clock configuration register for running operation, SCGC2 for Sleep operation, and DCGC2 for Deep-Sleep operation. Setting the ACG bit in the Run-Mode Clock Configuration (RCC) register specifies that the system uses sleep modes.

Deep Sleep Mode Clock Gating Control Register 2 (DCGC2)

Base 0x400F.E000 Offset 0x128

Type R/W, reset 0x00000000

| | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
|-------|----|----|----|------|-----------|----|----|------|-------|-------|-------|-------|-------|-------|-------|-------|
| | | • | ' | ' | | | | rese | rved | | | | | | | |
| Type | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| _ | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | | • | ' | rese | rved I | | | | GPIOH | GPIOG | GPIOF | GPIOE | GPIOD | GPIOC | GPIOB | GPIOA |
| Туре | RO | RO | RO | RO | RO | RO | RO | RO | R/W |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| | | | | | | | | | | | | | | | | |

| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|-------|---|
| 31:8 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 7 | GPIOH | R/W | 0 | Port H Clock Gating Control |
| | | | | This bit controls the clock gating for Port H. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault. |
| 6 | GPIOG | R/W | 0 | Port G Clock Gating Control |
| | | | | This bit controls the clock gating for Port G. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault. |
| 5 | GPIOF | R/W | 0 | Port F Clock Gating Control |
| | | | | This bit controls the clock gating for Port F. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault. |
| 4 | GPIOE | R/W | 0 | Port E Clock Gating Control |
| | | | | This bit controls the clock gating for Port E. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault. |

| Bit/Field | Name | Type | Reset | Description |
|-----------|-------|------|-------|---|
| 3 | GPIOD | R/W | 0 | Port D Clock Gating Control |
| | | | | This bit controls the clock gating for Port D. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault. |
| 2 | GPIOC | R/W | 0 | Port C Clock Gating Control |
| | | | | This bit controls the clock gating for Port C. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault. |
| 1 | GPIOB | R/W | 0 | Port B Clock Gating Control |
| | | | | This bit controls the clock gating for Port B. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault. |
| 0 | GPIOA | R/W | 0 | Port A Clock Gating Control |
| | | | | This bit controls the clock gating for Port A. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault. |


Register 27: Software Reset Control 0 (SRCR0), offset 0x040

Writes to this register are masked by the bits in the **Device Capabilities 1 (DC1)** register.

Software Reset Control 0 (SRCR0)

Base 0x400F.E000

Offset 0x040 Type R/W, reset 0x00000000



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|-------|---|
| 31:25 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 24 | CAN0 | R/W | 0 | CAN0 Reset Control |
| | | | | Reset control for CAN unit 0. |
| 23:21 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 20 | PWM | R/W | 0 | PWM Reset Control |
| | | | | Reset control for PWM module. |
| 19:17 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 16 | ADC | R/W | 0 | ADC0 Reset Control |
| | | | | Reset control for SAR ADC module 0. |
| 15:4 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 3 | WDT | R/W | 0 | WDT Reset Control |
| | | | | Reset control for Watchdog unit. |
| 2:0 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |

Register 28: Software Reset Control 1 (SRCR1), offset 0x044

Writes to this register are masked by the bits in the **Device Capabilities 2 (DC2)** register.

Software Reset Control 1 (SRCR1)

Base 0x400F.E000

Offset 0x044
Type R/W, reset 0x00000000

| | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
|--------|----|----------|------|------|----|----|-------|----------|----|----|----------|------|------|--------|--------|--------|
| | | | rese | rved | | | COMP1 | COMP0 | | | reserved | | | TIMER2 | TIMER1 | TIMER0 |
| Type . | RO | RO | RO | RO | RO | RO | R/W | R/W | RO | RO | RO | RO | RO | R/W | R/W | R/W |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | | reserved | | I2C0 | | | | reserved | , | | | SSI0 | rese | rved | UART1 | UART0 |
| Туре | RO | RO | RO | R/W | RO | RO | RO | RO | RO | RO | RO | R/W | RO | RO | R/W | R/W |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

| eset 0 | 0 0 0 | 0 0 | 0 | 0 0 0 0 0 0 0 0 0 |
|-----------|----------|------|-------|---|
| Bit/Field | Name | Туре | Reset | Description |
| 31:26 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 25 | COMP1 | R/W | 0 | Analog Comp 1 Reset Control Reset control for analog comparator 1. |
| 24 | COMP0 | R/W | 0 | Analog Comp 0 Reset Control Reset control for analog comparator 0. |
| 23:19 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 18 | TIMER2 | R/W | 0 | Timer 2 Reset Control Reset control for General-Purpose Timer module 2. |
| 17 | TIMER1 | R/W | 0 | Timer 1 Reset Control Reset control for General-Purpose Timer module 1. |
| 16 | TIMER0 | R/W | 0 | Timer 0 Reset Control Reset control for General-Purpose Timer module 0. |
| 15:13 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 12 | I2C0 | R/W | 0 | I2C0 Reset Control Reset control for I2C unit 0. |
| 11:5 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 4 | SSI0 | R/W | 0 | SSI0 Reset Control Reset control for SSI unit 0. |

| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|-------|---|
| 3:2 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 1 | UART1 | R/W | 0 | UART1 Reset Control Reset control for UART unit 1. |
| 0 | UART0 | R/W | 0 | UART0 Reset Control Reset control for UART unit 0 |


Register 29: Software Reset Control 2 (SRCR2), offset 0x048

Writes to this register are masked by the bits in the **Device Capabilities 4 (DC4)** register.

Software Reset Control 2 (SRCR2)

Base 0x400F.E000

Offset 0x048
Type R/W, reset 0x00000000



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|-------|---|
| 31:8 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 7 | GPIOH | R/W | 0 | Port H Reset Control |
| | | | | Reset control for GPIO Port H. |
| 6 | GPIOG | R/W | 0 | Port G Reset Control |
| | | | | Reset control for GPIO Port G. |
| 5 | GPIOF | R/W | 0 | Port F Reset Control |
| | | | | Reset control for GPIO Port F. |
| 4 | GPIOE | R/W | 0 | Port E Reset Control |
| | | | | Reset control for GPIO Port E. |
| 3 | GPIOD | R/W | 0 | Port D Reset Control |
| | | | | Reset control for GPIO Port D. |
| 2 | GPIOC | R/W | 0 | Port C Reset Control |
| | | | | Reset control for GPIO Port C. |
| 1 | GPIOB | R/W | 0 | Port B Reset Control |
| | | | | Reset control for GPIO Port B. |
| 0 | GPIOA | R/W | 0 | Port A Reset Control |
| | | | | Reset control for GPIO Port A. |
| | | | | |


7 Internal Memory

The LM3S2412 microcontroller comes with 32 KB of bit-banded SRAM and 96 KB of flash memory. The flash controller provides a user-friendly interface, making flash programming a simple task. Flash protection can be applied to the flash memory on a 2-KB block basis.

7.1 Block Diagram

Figure 7-1 on page 126 illustrates the Flash functions. The dashed boxes in the figure indicate registers residing in the System Control module rather than the Flash Control module.

Figure 7-1. Flash Block Diagram



7.2 Functional Description

This section describes the functionality of the SRAM and Flash memories.

7.2.1 SRAM Memory

The internal SRAM of the Stellaris[®] devices is located at address 0x2000.0000 of the device memory map. To reduce the number of time consuming read-modify-write (RMW) operations, ARM has introduced *bit-banding* technology in the Cortex-M3 processor. With a bit-band-enabled processor, certain regions in the memory map (SRAM and peripheral space) can use address aliases to access individual bits in a single, atomic operation.

The bit-band alias is calculated by using the formula:

```
bit-band alias = bit-band base + (byte offset * 32) + (bit number * 4)
```

For example, if bit 3 at address 0x2000.1000 is to be modified, the bit-band alias is calculated as:

```
0x2200.0000 + (0x1000 * 32) + (3 * 4) = 0x2202.000C
```

With the alias address calculated, an instruction performing a read/write to address 0x2202.000C allows direct access to only bit 3 of the byte at address 0x2000.1000.

For details about bit-banding, please refer to Chapter 4, "Memory Map" in the *ARM*® *Cortex*™-*M3 Technical Reference Manual*.

7.2.2 Flash Memory

The flash is organized as a set of 1-KB blocks that can be individually erased. Erasing a block causes the entire contents of the block to be reset to all 1s. An individual 32-bit word can be programmed to change bits that are currently 1 to a 0. These blocks are paired into a set of 2-KB blocks that can be individually protected. The protection allows blocks to be marked as read-only or execute-only, providing different levels of code protection. Read-only blocks cannot be erased or programmed, protecting the contents of those blocks from being modified. Execute-only blocks cannot be erased or programmed, and can only be read by the controller instruction fetch mechanism, protecting the contents of those blocks from being read by either the controller or by a debugger.

See also "Serial Flash Loader" on page 538 for a preprogrammed flash-resident utility used to download code to the flash memory of a device without the use of a debug interface.

7.2.2.1 Flash Memory Timing

The timing for the flash is automatically handled by the flash controller. However, in order to do so, it must know the clock rate of the system in order to time its internal signals properly. The number of clock cycles per microsecond must be provided to the flash controller for it to accomplish this timing. It is software's responsibility to keep the flash controller updated with this information via the **USec Reload (USECRL)** register.

On reset, the **USECRL** register is loaded with a value that configures the flash timing so that it works with the maximum clock rate of the part. If software changes the system operating frequency, the new operating frequency minus 1 (in MHz) must be loaded into **USECRL** before any flash modifications are attempted. For example, if the device is operating at a speed of 20 MHz, a value of 0x13 (20-1) must be written to the **USECRL** register.

7.2.2.2 Flash Memory Protection

The user is provided two forms of flash protection per 2-KB flash blocks in two pairs of 32-bit wide registers. The protection policy for each form is controlled by individual bits (per policy per block) in the **FMPPEn** and **FMPREn** registers.

- Flash Memory Protection Program Enable (FMPPEn): If set, the block may be programmed (written) or erased. If cleared, the block may not be changed.
- Flash Memory Protection Read Enable (FMPREn): If a bit is set, the corresponding block may be executed or read by software or debuggers. If a bit is cleared, the corresponding block may only be executed, and contents of the memory block are prohibited from being read as data.

The policies may be combined as shown in Table 7-1 on page 127.

Table 7-1. Flash Protection Policy Combinations

| FMPPEn | FMPREn | Protection |
|--------|--------|--|
| 0 | 0 | Execute-only protection. The block may only be executed and may not be written or erased. This mode is used to protect code. |
| 1 | 0 | The block may be written, erased or executed, but not read. This combination is unlikely to be used. |

Table 7-1. Flash Protection Policy Combinations (continued)

| FMPPEn | FMPREn | Protection |
|--------|--------|--|
| 0 | 1 | Read-only protection. The block may be read or executed but may not be written or erased. This mode is used to lock the block from further modification while allowing any read or execute access. |
| 1 | 1 | No protection. The block may be written, erased, executed or read. |

A Flash memory access that attempts to read a read-protected block (**FMPREn** bit is set) is prohibited and generates a bus fault. A Flash memory access that attempts to program or erase a program-protected block (**FMPPEn** bit is set) is prohibited and can optionally generate an interrupt (by setting the AMASK bit in the **Flash Controller Interrupt Mask (FCIM)** register) to alert software developers of poorly behaving software during the development and debug phases.

The factory settings for the **FMPREn** and **FMPPEn** registers are a value of 1 for all implemented banks. These settings create a policy of open access and programmability. The register bits may be changed by clearing the specific register bit. The changes are not permanent until the register is committed (saved), at which point the bit change is permanent. If a bit is changed from a 1 to a 0 and not committed, it may be restored by executing a power-on reset sequence. The changes are committed using the **Flash Memory Control (FMC)** register. Details on programming these bits are discussed in "Nonvolatile Register Programming" on page 129.

7.2.2.3 Interrupts

The Flash memory controller can generate interrupts when the following conditions are observed:

- Programming Interrupt signals when a program or erase action is complete.
- Access Interrupt signals when a program or erase action has been attempted on a 2-kB block of memory that is protected by its corresponding FMPPEn bit.

The interrupt events that can trigger a controller-level interrupt are defined in the **Flash Controller Masked Interrupt Status (FCMIS)** register (see page 136) by setting the corresponding MASK bits. If interrupts are not used, the raw interrupt status is always visible via the **Flash Controller Raw Interrupt Status (FCRIS)** register (see page 135).

Interrupts are always cleared (for both the **FCMIS** and **FCRIS** registers) by writing a 1 to the corresponding bit in the **Flash Controller Masked Interrupt Status and Clear (FCMISC)** register (see page 137).

7.3 Flash Memory Initialization and Configuration

7.3.1 Flash Programming

The Stellaris[®] devices provide a user-friendly interface for flash programming. All erase/program operations are handled via three registers: **FMA**, **FMD**, and **FMC**.

7.3.1.1 To program a 32-bit word

- 1. Write source data to the **FMD** register.
- 2. Write the target address to the **FMA** register.
- 3. Write the flash write key and the WRITE bit (a value of 0xA442.0001) to the FMC register.
- **4.** Poll the **FMC** register until the WRITE bit is cleared.

7.3.1.2 To perform an erase of a 1-KB page

- 1. Write the page address to the **FMA** register.
- 2. Write the flash write key and the ERASE bit (a value of 0xA442.0002) to the FMC register.
- 3. Poll the FMC register until the ERASE bit is cleared.

7.3.1.3 To perform a mass erase of the flash

- 1. Write the flash write key and the MERASE bit (a value of 0xA442.0004) to the FMC register.
- 2. Poll the FMC register until the MERASE bit is cleared.

7.3.2 Nonvolatile Register Programming

This section discusses how to update registers that are resident within the Flash memory itself. These registers exist in a separate space from the main Flash memory array and are not affected by an ERASE or MASS ERASE operation. The bits in these registers can be changed from 1 to 0 with a write operation. Prior to being committed, the register contents are unaffected by any reset condition except power-on reset, which returns the register contents to the original value. By committing the register values using the COMT bit in the **FMC** register, the register contents become nonvolatile and are therefore retained following power cycling. Once the register contents are committed, the contents are permanent, and they cannot be restored to their factory default values.

With the exception of the **USER_DBG** register, the settings in these registers can be tested before committing them to Flash memory. For the **USER_DBG** register, the data to be written is loaded into the **FMD** register before it is committed. The **FMD** register is read only and does not allow the **USER_DBG** operation to be tried before committing it to nonvolatile memory.

Important: These registers can only have bits changed from 1 to 0 by user programming. Once committed, these registers cannot be restored to their factory default values.

In addition, the USER_REG0, USER_REG1, USER_REG2, USER_REG3, and USER_DBG registers each use bit 31 (NW) to indicate that they have not been committed and bits in the register may be changed from 1 to 0. These five registers can only be committed once whereas the Flash memory protection registers may be committed multiple times. Table 7-2 on page 129 provides the FMA address required for commitment of each of the registers and the source of the data to be written when the FMC register is written with a value of 0xA442.0008. After writing the COMT bit, the user may poll the FMC register to wait for the commit operation to complete.

Table 7-2. User-Programmable Flash Memory Resident Registers

| Register to be Committed | FMA Value | Data Source |
|--------------------------|-------------|-------------|
| FMPRE0 | 0x0000.0000 | FMPRE0 |
| FMPRE1 | 0x0000.0002 | FMPRE1 |
| FMPPE0 | 0x0000.0001 | FMPPE0 |
| FMPPE1 | 0x0000.0003 | FMPPE1 |
| USER_REG0 | 0x8000.0000 | USER_REG0 |
| USER_REG1 | 0x8000.0001 | USER_REG1 |
| USER_REG2 | 0x8000.0002 | USER_REG2 |
| USER_REG3 | 0x8000.0003 | USER_REG3 |
| USER_DBG | 0x7510.0000 | FMD |

7.4 Register Map

Table 7-3 on page 130 lists the Flash memory and control registers. The offset listed is a hexadecimal increment to the register's address. The **FMA**, **FMD**, **FMC**, **FCRIS**, **FCIM**, and **FCMISC** register offsets are relative to the Flash memory control base address of 0x400F.D000. The Flash memory protection register offsets are relative to the System Control base address of 0x400F.E000.

Table 7-3. Flash Register Map

| Offset | Name | Туре | Reset | Description | See page |
|----------|----------------------|----------------|-----------------|--|-------------|
| Flash Me | mory Control Registe | rs (Flash Cont | rol Offset) | | |
| 0x000 | FMA | R/W | 0x0000.0000 | Flash Memory Address | 131 |
| 0x004 | FMD | R/W | 0x0000.0000 | Flash Memory Data | 132 |
| 0x008 | FMC | R/W | 0x0000.0000 | Flash Memory Control | 133 |
| 0x00C | FCRIS | RO | 0x0000.0000 | Flash Controller Raw Interrupt Status | 135 |
| 0x010 | FCIM | R/W | 0x0000.0000 | Flash Controller Interrupt Mask | 136 |
| 0x014 | FCMISC | R/W1C | 0x0000.0000 | Flash Controller Masked Interrupt Status and Clear | 137 |
| Flash Me | mory Protection Regi | sters (System | Control Offset) | | |
| 0x130 | FMPRE0 | R/W | 0xFFFF.FFFF | Flash Memory Protection Read Enable 0 | 140 |
| 0x200 | FMPRE0 | R/W | 0xFFFF.FFFF | Flash Memory Protection Read Enable 0 | 140 |
| 0x134 | FMPPE0 | R/W | 0xFFFF.FFFF | Flash Memory Protection Program Enable 0 | 141 |
| 0x400 | FMPPE0 | R/W | 0xFFFF.FFFF | Flash Memory Protection Program Enable 0 | 141 |
| 0x140 | USECRL | R/W | 0x18 | USec Reload | 139 |
| 0x1D0 | USER_DBG | R/W | 0xFFFF.FFFE | User Debug | 142 |
| 0x1E0 | USER_REG0 | R/W | 0xFFFF.FFFF | User Register 0 | 143 |
| 0x1E4 | USER_REG1 | R/W | 0xFFFF.FFFF | User Register 1 | 144 |
| 0x204 | FMPRE1 | R/W | 0x0000.FFFF | Flash Memory Protection Read Enable 1 | 145 |
| 0x208 | FMPRE2 | R/W | 0x0000.0000 | Flash Memory Protection Read Enable 2 | 146 |
| 0x20C | FMPRE3 | R/W | 0x0000.0000 | Flash Memory Protection Read Enable 3 | 147 |
| 0x404 | FMPPE1 | R/W | 0x0000.FFFF | Flash Memory Protection Program Enable 1 | 148 |
| 0x408 | FMPPE2 | R/W | 0x0000.0000 | Flash Memory Protection Program Enable 2 | 149 |
| 0x40C | FMPPE3 | R/W | 0x0000.0000 | Flash Memory Protection Program Enable 3 | 150 |

7.5 Flash Register Descriptions (Flash Control Offset)

This section lists and describes the Flash Memory registers, in numerical order by address offset. Registers in this section are relative to the Flash control base address of 0x400F.D000.

Register 1: Flash Memory Address (FMA), offset 0x000

During a write operation, this register contains a 4-byte-aligned address and specifies where the data is written. During erase operations, this register contains a 1 KB-aligned address and specifies which page is erased. Note that the alignment requirements must be met by software or the results of the operation are unpredictable.

Flash Memory Address (FMA)

Base 0x400F.D000


16:0

OFFSET

R/W

0x0

Offset 0x000 Type R/W, reset 0x0000.0000



Address Offset

Address offset in flash where operation is performed, except for nonvolatile registers (see "Nonvolatile Register Programming" on page 129 for details on values for this field).

preserved across a read-modify-write operation.


Register 2: Flash Memory Data (FMD), offset 0x004

This register contains the data to be written during the programming cycle or read during the read cycle. Note that the contents of this register are undefined for a read access of an execute-only block. This register is not used during the erase cycles.

Flash Memory Data (FMD)

Base 0x400F.D000

Offset 0x004 Type R/W, reset 0x0000.0000



Description

Reset

31:0 DATA R/W 0x0 Data Value

Type

Name

Data value for write operation.

Register 3: Flash Memory Control (FMC), offset 0x008

When this register is written, the flash controller initiates the appropriate access cycle for the location specified by the **Flash Memory Address (FMA)** register (see page 131). If the access is a write access, the data contained in the **Flash Memory Data (FMD)** register (see page 132) is written.

This is the final register written and initiates the memory operation. There are four control bits in the lower byte of this register that, when set, initiate the memory operation. The most used of these register bits are the ERASE and WRITE bits.

It is a programming error to write multiple control bits and the results of such an operation are unpredictable.

Flash Memory Control (FMC)


Base 0x400F.D000 Offset 0x008

Bit/Field

3

Name

Type R/W, reset 0x0000.0000



| 31:16 | WRKEY | WO | 0x0 | Flash Write Key |
|-------|----------|----|-----|---|
| | | | | This field contains a write key, which is used to minimize the incidence of accidental flash writes. The value 0xA442 must be written into this field for a write to occur. Writes to the FMC register without this WRKEY value are ignored. A read of this field returns the value 0. |
| 15:4 | reserved | RO | 0x0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |

Description

COMT R/W 0 Commit Register Value

Reset

Commit (write) of register value to nonvolatile storage. A write of 0 has no effect on the state of this bit.

If read, the state of the previous commit access is provided. If the previous commit access is complete, a 0 is returned; otherwise, if the commit access is not complete, a 1 is returned.

This can take up to 50 µs.

2 MERASE R/W 0 Mass Erase Flash Memory

Type

If this bit is set, the flash main memory of the device is all erased. A write of 0 has no effect on the state of this bit.

If read, the state of the previous mass erase access is provided. If the previous mass erase access is complete, a 0 is returned; otherwise, if the previous mass erase access is not complete, a 1 is returned.

This can take up to 250 ms.

| Bit/Field | Name | Туре | Reset | Description |
|-----------|-------|------|-------|---|
| 1 | ERASE | R/W | 0 | Erase a Page of Flash Memory |
| | | | | If this bit is set, the page of flash main memory as specified by the contents of FMA is erased. A write of 0 has no effect on the state of this bit. |
| | | | | If read, the state of the previous erase access is provided. If the previous erase access is complete, a 0 is returned; otherwise, if the previous erase access is not complete, a 1 is returned. |
| | | | | This can take up to 25 ms. |
| 0 | WRITE | R/W | 0 | Write a Word into Flash Memory |
| | | | | If this bit is set, the data stored in FMD is written into the location as specified by the contents of FMA . A write of 0 has no effect on the state of this bit. |
| | | | | If read, the state of the previous write update is provided. If the previous write access is complete, a 0 is returned; otherwise, if the write access is not complete, a 1 is returned. |
| | | | | This can take up to 50 μs. |


Register 4: Flash Controller Raw Interrupt Status (FCRIS), offset 0x00C

This register indicates that the flash controller has an interrupt condition. An interrupt is only signaled if the corresponding **FCIM** register bit is set.

Flash Controller Raw Interrupt Status (FCRIS)

Base 0x400F.D000

Offset 0x00C Type RO, reset 0x0000.0000



| Bit/Field | Name | туре | Reset | Description |
|-----------|----------|------|-------|---|
| 31:2 | reserved | RO | 0x0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 1 | PRIS | RO | 0 | Programming Raw Interrupt Status |

This bit provides status on programming cycles which are write or erase actions generated through the **FMC** register bits (see page 133).

Value Description

- 1 The programming cycle has completed.
- 0 The programming cycle has not completed.

This status is sent to the interrupt controller when the PMASK bit in the FCIM register is set.

This bit is cleared by writing a 1 to the PMISC bit in the FCMISC register.

0 ARIS RO 0 Access Raw Interrupt Status

Value Description

- A program or erase action was attempted on a block of Flash memory that contradicts the protection policy for that block as set in the FMPPEn registers.
- No access has tried to improperly program or erase the Flash memory.

This status is sent to the interrupt controller when the ${\tt AMASK}$ bit in the FCIM register is set.

This bit is cleared by writing a 1 to the AMISC bit in the FCMISC register.

Register 5: Flash Controller Interrupt Mask (FCIM), offset 0x010

This register controls whether the flash controller generates interrupts to the controller.

Flash Controller Interrupt Mask (FCIM)

Name

AMASK

Type

R/W

Reset


0

Base 0x400F.D000 Offset 0x010

Bit/Field

0

Type R/W, reset 0x0000.0000



| 31:2 | reserved | RO | 0x0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
|------|----------|-----|-----|---|
| 1 | PMASK | R/W | 0 | Programming Interrupt Mask |
| | | | | This bit controls the reporting of the programming raw interrupt status to the interrupt controller. |
| | | | | Value Description |
| | | | | 1 An interrupt is sent to the interrupt controller when the PRIS bit is set. |
| | | | | O The PRIS interrupt is suppressed and not sent to the interrupt controller. |
| | | | | |

Description

This bit controls the reporting of the access raw interrupt status to the interrupt controller.

Value Description

Access Interrupt Mask

- An interrupt is sent to the interrupt controller when the ARIS bit is set.
- 0 The ARIS interrupt is suppressed and not sent to the interrupt controller.


Register 6: Flash Controller Masked Interrupt Status and Clear (FCMISC), offset 0x014

This register provides two functions. First, it reports the cause of an interrupt by indicating which interrupt source or sources are signalling the interrupt. Second, it serves as the method to clear the interrupt reporting.

Flash Controller Masked Interrupt Status and Clear (FCMISC)

Base 0x400F.D000

Offset 0x014
Type R/W1C, reset 0x0000.0000



| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|-------|-------|---|
| 31:2 | reserved | RO | 0x0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 1 | PMISC | R/W1C | 0 | Programming Masked Interrupt Status and Clear |

Value Description

1 When read, a 1 indicates that an unmasked interrupt was signaled because a programming cycle completed.

Writing a 1 to this bit clears PMISC and also the PRIS bit in the FCRIS register (see page 135).

0 When read, a 0 indicates that a programming cycle complete interrupt has not occurred.

A write of 0 has no effect on the state of this bit.

0 **AMISC** R/W1C 0 Access Masked Interrupt Status and Clear

Value Description

When read, a 1 indicates that an unmasked interrupt was signaled because a program or erase action was attempted on a block of Flash memory that contradicts the protection policy for that block as set in the FMPPEn registers.

Writing a 1 to this bit clears AMISC and also the ARIS bit in the FCRIS register (see page 135).

0 When read, a 0 indicates that no improper accesses have

A write of 0 has no effect on the state of this bit.

7.6 Flash Register Descriptions (System Control Offset)

The remainder of this section lists and describes the Flash Memory registers, in numerical order by address offset. Registers in this section are relative to the System Control base address of 0x400F.E000.


Register 7: USec Reload (USECRL), offset 0x140

Note: Offset is relative to System Control base address of 0x400F.E000

This register is provided as a means of creating a 1-µs tick divider reload value for the flash controller. The internal flash has specific minimum and maximum requirements on the length of time the high voltage write pulse can be applied. It is required that this register contain the operating frequency (in MHz -1) whenever the flash is being erased or programmed. The user is required to change this value if the clocking conditions are changed for a flash erase/program operation.

USec Reload (USECRL)

Base 0x400F.E000 Offset 0x140 Type R/W, reset 0x18



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|-------|---|
| 31:8 | reserved | RO | 0x0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 7:0 | USEC | R/W | 0x18 | Microsecond Reload Value |

MHz -1 of the controller clock when the flash is being erased or programmed.

If the maximum system frequency is being used, USEC should be set to 0x18 (24 MHz) whenever the flash is being erased or programmed.

Register 8: Flash Memory Protection Read Enable 0 (FMPRE0), offset 0x130 and 0x200


Note: This register is aliased for backwards compatability.

Note: Offset is relative to System Control base address of 0x400FE000.

This register stores the read-only protection bits for each 2-KB flash block (**FMPPEn** stores the execute-only bits). Flash memory up to a total of 64 KB is controlled by this register. Other **FMPREn** registers (if any) provide protection for other 64K blocks. This register is loaded during the power-on reset sequence. The factory settings for the **FMPREn** and **FMPPEn** registers are a value of 1 for all implemented banks. This achieves a policy of open access and programmability. The register bits may be changed by writing the specific register bit. However, this register is R/W0; the user can only change the protection bit from a 1 to a 0 (and may NOT change a 0 to a 1). The changes are not permanent until the register is committed (saved), at which point the bit change is permanent. If a bit is changed from a 1 to a 0 and not committed, it may be restored by executing a power-on reset sequence. The reset value shown only applies to power-on reset; any other type of reset does not affect this register. For additional information, see the "Flash Memory Protection" section.

Flash Memory Protection Read Enable 0 (FMPRE0)

Base 0x400F.E000 Offset 0x130 and 0x200 Type R/W, reset 0xFFFF.FFFF



Bit/Field Name Type Reset Description

31:0 READ_ENABLE R/W 0xFFFFFFF Flash Read Enable. Enables 2-KB Flash memory blocks to be executed or read. The policies may be combined as shown in the table "Flash Protection Policy Combinations".

Value Description

0xFFFFFFF Bits [31:0] each enable protection on a 2-KB block of Flash memory up to the total of 64 KB.

Register 9: Flash Memory Protection Program Enable 0 (FMPPE0), offset 0x134 and 0x400


Note: This register is aliased for backwards compatability.

Note: Offset is relative to System Control base address of 0x400FE000.

This register stores the execute-only protection bits for each 2-KB flash block (**FMPREn** stores the execute-only bits). Flash memory up to a total of 64 KB is controlled by this register. Other **FMPPEn** registers (if any) provide protection for other 64K blocks. This register is loaded during the power-on reset sequence. The factory settings for the **FMPREn** and **FMPPEn** registers are a value of 1 for all implemented banks. This achieves a policy of open access and programmability. The register bits may be changed by writing the specific register bit. However, this register is R/W0; the user can only change the protection bit from a 1 to a 0 (and may NOT change a 0 to a 1). The changes are not permanent until the register is committed (saved), at which point the bit change is permanent. If a bit is changed from a 1 to a 0 and not committed, it may be restored by executing a power-on reset sequence. The reset value shown only applies to power-on reset; any other type of reset does not affect this register. For additional information, see the "Flash Memory Protection" section.

Flash Memory Protection Program Enable 0 (FMPPE0)

Base 0x400F.E000 Offset 0x134 and 0x400 Type R/W, reset 0xFFFF.FFF



Bit/Field Name Type Reset Description

31:0 PROG_ENABLE R/W 0xFFFFFFF Flash Programming Enable

Configures 2-KB flash blocks to be execute only. The policies may be combined as shown in the table "Flash Protection Policy Combinations".

Value Description

0xFFFFFFF Bits [31:0] each enable protection on a 2-KB block of Flash memory up to the total of 64 KB.

Register 10: User Debug (USER DBG), offset 0x1D0


Note: Offset is relative to System Control base address of 0x400FE000.

This register provides a write-once mechanism to disable external debugger access to the device in addition to 27 additional bits of user-defined data. The DBG0 bit (bit 0) is set to 0 from the factory and the DBG1 bit (bit 1) is set to 1, which enables external debuggers. Changing the DBG1 bit to 0 disables any external debugger access to the device permanently, starting with the next power-up cycle of the device. The NW bit (bit 31) indicates that the register has not yet been committed and is controlled through hardware to ensure that the register is only committed once. Prior to being committed, bits can only be changed from 1 to 0. The reset value shown only applies to power-on reset; any other type of reset does not affect this register. Once committed, this register cannot be restored to the factory default value.

User Debug (USER_DBG)

Base 0x400F.E000 Offset 0x1D0

Type R/W, reset 0xFFF.FFFE



| Bit/I | Field | Name | Type | Reset | Description |
|-------|-------|------|------|------------|---|
| 3 | 31 | NW | R/W | 1 | User Debug Not Written |
| | | | | | When set, this bit indicates that this 32-bit register has not been committed. When clear, this bit specifies that this register has been committed and may not be committed again. |
| 30 | 0:2 | DATA | R/W | 0x1FFFFFFF | User Data |
| | | | | | Contains the user data value. This field is initialized to all 1s and can only be committed once. |
| | 1 | DBG1 | R/W | 1 | Debug Control 1 |
| | | | | | The $\mathtt{DBG1}$ bit must be 1 and $\mathtt{DBG0}$ must be 0 for debug to be available. |
| (| 0 | DBG0 | R/W | 0 | Debug Control 0 |

The DBG1 bit must be 1 and DBG0 must be 0 for debug to be available.

Register 11: User Register 0 (USER_REG0), offset 0x1E0


Note: Offset is relative to System Control base address of 0x400FE000.

This register provides 31 bits of user-defined data that is non-volatile and can only be committed once. Bit 31 indicates that the register is available to be committed and is controlled through hardware to ensure that the register is only committed once. Prior to being committed, bits can only be changed from 1 to 0. The reset value shown only applies to power-on reset; any other type of reset does not affect this register. The write-once characteristics of this register are useful for keeping static information like communication addresses that need to be unique per part and would otherwise require an external EEPROM or other non-volatile device. Once committed, this register cannot be restored to the factory default value.

User Register 0 (USER_REG0)

Base 0x400F.E000 Offset 0x1E0

Type R/W, reset 0xFFFF.FFFF



| Bit/Field | Name | Туре | Reset | Description |
|-----------|------|------|-----------|---|
| 31 | NW | R/W | 1 | Not Written |
| | | | | When set, this bit indicates that this 32-bit register has not been committed. When clear, this bit specifies that this register has been committed and may not be committed again. |
| 30:0 | DATA | R/W | 0x7FFFFFF | User Data |

Contains the user data value. This field is initialized to all 1s and can only be committed once.

Register 12: User Register 1 (USER_REG1), offset 0x1E4


Note: Offset is relative to System Control base address of 0x400FE000.

This register provides 31 bits of user-defined data that is non-volatile and can only be committed once. Bit 31 indicates that the register is available to be committed and is controlled through hardware to ensure that the register is only committed once. Prior to being committed, bits can only be changed from 1 to 0. The reset value shown only applies to power-on reset; any other type of reset does not affect this register. The write-once characteristics of this register are useful for keeping static information like communication addresses that need to be unique per part and would otherwise require an external EEPROM or other non-volatile device. Once committed, this register cannot be restored to the factory default value.

User Register 1 (USER REG1)

Base 0x400F.E000 Offset 0x1E4

Type R/W, reset 0xFFFF.FFFF



| Bit/Field | Name | Туре | Reset | Description |
|-----------|------|------|-----------|---|
| 31 | NW | R/W | 1 | Not Written |
| | | | | When set, this bit indicates that this 32-bit register has not been committed. When clear, this bit specifies that this register has been committed and may not be committed again. |
| 30:0 | DATA | R/W | 0x7FFFFFF | User Data |

Contains the user data value. This field is initialized to all 1s and can only be committed once.

Register 13: Flash Memory Protection Read Enable 1 (FMPRE1), offset 0x204


Note: Offset is relative to System Control base address of 0x400FE000.

This register stores the read-only protection bits for each 2-KB flash block (**FMPPEn** stores the execute-only bits). Flash memory up to a total of 64 KB is controlled by this register. Other **FMPREn** registers (if any) provide protection for other 64K blocks. This register is loaded during the power-on reset sequence. The factory settings for the **FMPREn** and **FMPPEn** registers are a value of 1 for all implemented banks. This achieves a policy of open access and programmability. The register bits may be changed by writing the specific register bit. However, this register is R/W0; the user can only change the protection bit from a 1 to a 0 (and may NOT change a 0 to a 1). The changes are not permanent until the register is committed (saved), at which point the bit change is permanent. If a bit is changed from a 1 to a 0 and not committed, it may be restored by executing a power-on reset sequence. The reset value shown only applies to power-on reset; any other type of reset does not affect this register. If the Flash memory size on the device is less than 64 KB, this register usually reads as zeroes, but software should not rely on these bits to be zero. For additional information, see the "Flash Memory Protection" section.

Flash Memory Protection Read Enable 1 (FMPRE1)

Base 0x400F.E000 Offset 0x204

Type R/W, reset 0x0000.FFFF



Description

Bit/Field Name Type Reset

31:0 READ_ENABLE R/W 0x0000FFFF

Flash Read Enable. Enables 2-KB Flash memory blocks to be executed or read. The policies may be combined as shown in the table "Flash Protection Policy Combinations".

Value Description

0x0000FFFF Bits [31:0] each enable protection on a 2-KB block of Flash memory in memory range from 65 to 128 KB.


Register 14: Flash Memory Protection Read Enable 2 (FMPRE2), offset 0x208

Note: Offset is relative to System Control base address of 0x400FE000.

This register stores the read-only protection bits for each 2-KB flash block (**FMPPEn** stores the execute-only bits). This register is loaded during the power-on reset sequence. The factory settings for the **FMPREn** and **FMPPEn** registers are a value of 1 for all implemented banks. This achieves a policy of open access and programmability. The register bits may be changed by writing the specific register bit. However, this register is R/W0; the user can only change the protection bit from a 1 to a 0 (and may NOT change a 0 to a 1). For additional information, see the "Flash Memory Protection" section.

Flash Memory Protection Read Enable 2 (FMPRE2)

Base 0x400F.E000 Offset 0x208 Type R/W, reset 0x0000.0000



Enables 2-KB flash blocks to be executed or read. The policies may be combined as shown in the table "Flash Protection Policy Combinations".

Value Description

0x00000000 Enables 96 KB of flash.

Register 15: Flash Memory Protection Read Enable 3 (FMPRE3), offset 0x20C

Note: Offset is relative to System Control base address of 0x400FE000.

This register stores the read-only protection bits for each 2-KB flash block (**FMPPEn** stores the execute-only bits). This register is loaded during the power-on reset sequence. The factory settings for the **FMPREn** and **FMPPEn** registers are a value of 1 for all implemented banks. This achieves a policy of open access and programmability. The register bits may be changed by writing the specific register bit. However, this register is R/W0; the user can only change the protection bit from a 1 to a 0 (and may NOT change a 0 to a 1). The changes are not permanent until the register is committed (saved), at which point the bit change is permanent. If a bit is changed from a 1 to a 0 and not committed, it may be restored by executing a power-on reset sequence. For additional information, see the "Flash Memory Protection" section.

Flash Memory Protection Read Enable 3 (FMPRE3)

Base 0x400F.E000 Offset 0x20C

Type R/W, reset 0x0000.0000



31:0 READ_ENABLE R/W 0x00000000 Flash Read Enable

Enables 2-KB flash blocks to be executed or read. The policies may be combined as shown in the table "Flash Protection Policy Combinations".

Value Description

0x00000000 Enables 96 KB of flash.

Register 16: Flash Memory Protection Program Enable 1 (FMPPE1), offset 0x404


Note: Offset is relative to System Control base address of 0x400FE000.

This register stores the execute-only protection bits for each 2-KB flash block (**FMPREn** stores the execute-only bits). Flash memory up to a total of 64 KB is controlled by this register. Other **FMPPEn** registers (if any) provide protection for other 64K blocks. This register is loaded during the power-on reset sequence. The factory settings for the **FMPREn** and **FMPPEn** registers are a value of 1 for all implemented banks. This achieves a policy of open access and programmability. The register bits may be changed by writing the specific register bit. However, this register is R/W0; the user can only change the protection bit from a 1 to a 0 (and may NOT change a 0 to a 1). The changes are not permanent until the register is committed (saved), at which point the bit change is permanent. If a bit is changed from a 1 to a 0 and not committed, it may be restored by executing a power-on reset sequence. The reset value shown only applies to power-on reset; any other type of reset does not affect this register. If the Flash memory size on the device is less than 64 KB, this register usually reads as zeroes, but software should not rely on these bits to be zero. For additional information, see the "Flash Memory Protection" section.

Flash Memory Protection Program Enable 1 (FMPPE1)

Base 0x400F.E000 Offset 0x404

Type R/W, reset 0x0000.FFFF



Bit/Field Name Type Reset Description

31:0 PROG_ENABLE R/W 0x0000FFFF Flash Programming Enable

Value Description

0x0000FFFF Bits [31:0] each enable protection on a 2-KB block of Flash memory in memory range from 65 to 128 KB.

Register 17: Flash Memory Protection Program Enable 2 (FMPPE2), offset 0x408


Note: Offset is relative to System Control base address of 0x400FE000.

This register stores the execute-only protection bits for each 2-KB flash block (**FMPREn** stores the execute-only bits). This register is loaded during the power-on reset sequence. The factory settings for the **FMPREn** and **FMPPEn** registers are a value of 1 for all implemented banks. This achieves a policy of open access and programmability. The register bits may be changed by writing the specific register bit. However, this register is R/W0; the user can only change the protection bit from a 1 to a 0 (and may NOT change a 0 to a 1). The changes are not permanent until the register is committed (saved), at which point the bit change is permanent. If a bit is changed from a 1 to a 0 and not committed, it may be restored by executing a power-on reset sequence. For additional information, see the "Flash Memory Protection" section.

Flash Memory Protection Program Enable 2 (FMPPE2)

Base 0x400F.E000 Offset 0x408

Type R/W, reset 0x0000.0000



Bit/Field Name Type Reset Description

31:0 PROG_ENABLE R/W 0x00000000 Flash Programming Enable

Configures 2-KB flash blocks to be execute only. The policies may be combined as shown in the table "Flash Protection Policy Combinations".

Value Description

0x00000000 Enables 96 KB of flash.

Register 18: Flash Memory Protection Program Enable 3 (FMPPE3), offset 0x40C


Note: Offset is relative to System Control base address of 0x400FE000.

This register stores the execute-only protection bits for each 2-KB flash block (**FMPREn** stores the execute-only bits). This register is loaded during the power-on reset sequence. The factory settings for the **FMPREn** and **FMPPEn** registers are a value of 1 for all implemented banks. This achieves a policy of open access and programmability. The register bits may be changed by writing the specific register bit. However, this register is R/W0; the user can only change the protection bit from a 1 to a 0 (and may NOT change a 0 to a 1). The changes are not permanent until the register is committed (saved), at which point the bit change is permanent. If a bit is changed from a 1 to a 0 and not committed, it may be restored by executing a power-on reset sequence. For additional information, see the "Flash Memory Protection" section.

Flash Memory Protection Program Enable 3 (FMPPE3)

Base 0x400F.E000 Offset 0x40C

Type R/W, reset 0x0000.0000



Bit/Field Name Type Reset Description

31:0 PROG_ENABLE R/W 0x00000000 Flash Programming Enable

Configures 2-KB flash blocks to be execute only. The policies may be combined as shown in the table "Flash Protection Policy Combinations".

Value Description

0x00000000 Enables 96 KB of flash.

8 General-Purpose Input/Outputs (GPIOs)

The GPIO module is composed of eight physical GPIO blocks, each corresponding to an individual GPIO port (Port A, Port B, Port C, Port D, Port E, Port F, Port G, Port H). The GPIO module supports 20-49 programmable input/output pins, depending on the peripherals being used.

The GPIO module has the following features:

- 20-49 GPIOs, depending on configuration
- 5-V-tolerant input/outputs
- Programmable control for GPIO interrupts
 - Interrupt generation masking
 - Edge-triggered on rising, falling, or both
 - Level-sensitive on High or Low values
- Bit masking in both read and write operations through address lines
- Can initiate an ADC sample sequence
- Pins configured as digital inputs are Schmitt-triggered.
- Programmable control for GPIO pad configuration
 - Weak pull-up or pull-down resistors
 - 2-mA, 4-mA, and 8-mA pad drive for digital communication; up to four pads can be configured with an 18-mA pad drive for high-current applications
 - Slew rate control for the 8-mA drive
 - Open drain enables
 - Digital input enables

8.1 Functional Description

Important: All GPIO pins are tri-stated by default (GPIOAFSEL=0, GPIODEN=0, GPIOPDR=0, and GPIOPUR=0), with the exception of the five JTAG/SWD pins (PB7 and PC[3:0]). The JTAG/SWD pins default to their JTAG/SWD functionality (GPIOAFSEL=1, GPIODEN=1 and GPIOPUR=1). A Power-On-Reset (POR) or asserting RST puts both groups of pins back to their default state.

Each GPIO port is a separate hardware instantiation of the same physical block (see Figure 8-1 on page 152). The LM3S2412 microcontroller contains eight ports and thus eight of these physical GPIO blocks.




Figure 8-1. GPIO Port Block Diagram

8.1.1 Data Control

The data control registers allow software to configure the operational modes of the GPIOs. The data direction register configures the GPIO as an input or an output while the data register either captures incoming data or drives it out to the pads.

8.1.1.1 Data Direction Operation

The **GPIO Direction (GPIODIR)** register (see page 160) is used to configure each individual pin as an input or output. When the data direction bit is set to 0, the GPIO is configured as an input and the corresponding data register bit will capture and store the value on the GPIO port. When the data direction bit is set to 1, the GPIO is configured as an output and the corresponding data register bit will be driven out on the GPIO port.


8.1.1.2 Data Register Operation

To aid in the efficiency of software, the GPIO ports allow for the modification of individual bits in the **GPIO Data (GPIODATA)** register (see page 159) by using bits [9:2] of the address bus as a mask. This allows software drivers to modify individual GPIO pins in a single instruction, without affecting the state of the other pins. This is in contrast to the "typical" method of doing a read-modify-write operation to set or clear an individual GPIO pin. To accommodate this feature, the **GPIODATA** register covers 256 locations in the memory map.

During a write, if the address bit associated with that data bit is set to 1, the value of the **GPIODATA** register is altered. If it is cleared to 0, it is left unchanged.


For example, writing a value of 0xEB to the address GPIODATA + 0x098 would yield as shown in Figure 8-2 on page 153, where u is data unchanged by the write.

Figure 8-2. GPIODATA Write Example



During a read, if the address bit associated with the data bit is set to 1, the value is read. If the address bit associated with the data bit is set to 0, it is read as a zero, regardless of its actual value. For example, reading address GPIODATA + 0x0C4 yields as shown in Figure 8-3 on page 153.

Figure 8-3. GPIODATA Read Example



8.1.2 Interrupt Control

The interrupt capabilities of each GPIO port are controlled by a set of seven registers. With these registers, it is possible to select the source of the interrupt, its polarity, and the edge properties. When one or more GPIO inputs cause an interrupt, a single interrupt output is sent to the interrupt controller for the entire GPIO port. For edge-triggered interrupts, software must clear the interrupt to enable any further interrupts. For a level-sensitive interrupt, it is assumed that the external source holds the level constant for the interrupt to be recognized by the controller.

Three registers are required to define the edge or sense that causes interrupts:

- **GPIO Interrupt Sense (GPIOIS)** register (see page 161)
- GPIO Interrupt Both Edges (GPIOIBE) register (see page 162)
- GPIO Interrupt Event (GPIOIEV) register (see page 163)

Interrupts are enabled/disabled via the GPIO Interrupt Mask (GPIOIM) register (see page 164).

When an interrupt condition occurs, the state of the interrupt signal can be viewed in two locations: the **GPIO Raw Interrupt Status (GPIORIS)** and **GPIO Masked Interrupt Status (GPIOMIS)** registers (see page 165 and page 166). As the name implies, the **GPIOMIS** register only shows interrupt

conditions that are allowed to be passed to the controller. The **GPIORIS** register indicates that a GPIO pin meets the conditions for an interrupt, but has not necessarily been sent to the controller.

In addition to providing GPIO functionality, PB4 can also be used as an external trigger for the ADC. If PB4 is configured as a non-masked interrupt pin (the appropriate bit of GPIOIM is set to 1), not only is an interrupt for PortB generated, but an external trigger signal is sent to the ADC. If the ADC Event Multiplexer Select (ADCEMUX) register is configured to use the external trigger, an ADC conversion is initiated.

If no other PortB pins are being used to generate interrupts, the ARM Integrated Nested Vectored Interrupt Controller (NVIC) Interrupt Set Enable (SETNA) register can disable the PortB interrupts and the ADC interrupt can be used to read back the converted data. Otherwise, the PortB interrupt handler needs to ignore and clear interrupts on B4, and wait for the ADC interrupt or the ADC interrupt needs to be disabled in the SETNA register and the PortB interrupt handler polls the ADC registers until the conversion is completed.

Interrupts are cleared by writing a 1 to the appropriate bit of the **GPIO Interrupt Clear (GPIOICR)** register (see page 167).

When programming the following interrupt control registers, the interrupts should be masked (**GPIOIM** set to 0). Writing any value to an interrupt control register (**GPIOIS**, **GPIOIBE**, or **GPIOIEV**) can generate a spurious interrupt if the corresponding bits are enabled.

8.1.3 Mode Control

The GPIO pins can be controlled by either hardware or software. When hardware control is enabled via the **GPIO Alternate Function Select (GPIOAFSEL)** register (see page 168), the pin state is controlled by its alternate function (that is, the peripheral). Software control corresponds to GPIO mode, where the **GPIODATA** register is used to read/write the corresponding pins.

8.1.4 Commit Control

The GPIO commit control registers provide a layer of protection against accidental programming of critical hardware peripherals. Protection is currently provided for the five JTAG/SWD pins (PB7 and PC[3:0]). Writes to protected bits of the **GPIO Alternate Function Select (GPIOAFSEL)** register (see page 168) are not committed to storage unless the **GPIO Lock (GPIOLOCK)** register (see page 178) has been unlocked and the appropriate bits of the **GPIO Commit (GPIOCR)** register (see page 179) have been set to 1.

8.1.5 Pad Control

The pad control registers allow for GPIO pad configuration by software based on the application requirements. The pad control registers include the **GPIODR2R**, **GPIODR4R**, **GPIODR8R**, **GPIODDR**, **GPIOPDR**, **GPIOPDR**, **GPIOPDR**, and **GPIODEN** registers. These registers control drive strength, open-drain configuration, pull-up and pull-down resistors, slew-rate control and digital input enable.

For special high-current applications, the GPIO output buffers may be used with the following restrictions. With the GPIO pins configured as 8-mA output drivers, a total of four GPIO outputs may be used to sink current loads up to 18 mA each. At 18-mA sink current loading, the V_{OL} value is specified as 1.2 V. The high-current GPIO package pins must be selected such that there are only a maximum of two per side of the physical package or BGA pin group with the total number of high-current GPIO outputs not exceeding four for the entire package.

8.1.6 Identification

The identification registers configured at reset allow software to detect and identify the module as a GPIO block. The identification registers include the **GPIOPeriphID0-GPIOPeriphID7** registers as well as the **GPIOPCeIIID0-GPIOPCeIIID3** registers.

8.2 Initialization and Configuration

To use the GPIO, the peripheral clock must be enabled by setting the appropriate GPIO Port bit field (GPIOn) in the **RCGC2** register.

On reset, all GPIO pins (except for the five JTAG pins) are configured out of reset to be undriven (tristate): **GPIOAFSEL**=0, **GPIODEN**=0, **GPIOPDR**=0, and **GPIOPUR**=0. Table 8-1 on page 155 shows all possible configurations of the GPIO pads and the control register settings required to achieve them. Table 8-2 on page 155 shows how a rising edge interrupt would be configured for pin 2 of a GPIO port.

Table 8-1. GPIO Pad Configuration Examples

| Configuration | GPIO Register Bit Value ^a | | | | | | | | | | | |
|---|--------------------------------------|-----|-----|-----|-----|-----|------|------|------|-----|--|--|
| | AFSEL | DIR | ODR | DEN | PUR | PDR | DR2R | DR4R | DR8R | SLR | | |
| Digital Input (GPIO) | 0 | 0 | 0 | 1 | ? | ? | Х | Х | Х | Х | | |
| Digital Output (GPIO) | 0 | 1 | 0 | 1 | ? | ? | ? | ? | ? | ? | | |
| Open Drain Output (GPIO) | 0 | 1 | 1 | 1 | Х | Х | ? | ? | ? | ? | | |
| Open Drain Input/Output (I ² C) | 1 | Х | 1 | 1 | Х | Х | ? | ? | ? | ? | | |
| Digital Input (Timer CCP) | 1 | Х | 0 | 1 | ? | ? | Х | Х | Х | Х | | |
| Digital Output (PWM) | 1 | Х | 0 | 1 | ? | ? | ? | ? | ? | ? | | |
| Digital Output (Timer PWM) | 1 | Х | 0 | 1 | ? | ? | ? | ? | ? | ? | | |
| Digital Input/Output (SSI) | 1 | Х | 0 | 1 | ? | ? | ? | ? | ? | ? | | |
| Digital Input/Output (UART) | 1 | Х | 0 | 1 | ? | ? | ? | ? | ? | ? | | |
| Analog Input (Comparator) | 0 | 0 | 0 | 0 | 0 | 0 | Х | Х | Х | Х | | |
| Digital Output (Comparator) | 1 | Х | 0 | 1 | ? | ? | ? | ? | ? | ? | | |

a. X=Ignored (don't care bit)

Table 8-2. GPIO Interrupt Configuration Example

| | | Pin 2 Bit Value ^a | | | | | | | | |
|--------|-------------------------------|------------------------------|---|---|---|---|---|---|---|--|
| | Interrupt Event Trigger | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
| GPIOIS | 0=edge 1=level | Х | Х | Х | Х | Х | 0 | Х | Х | |

^{?=}Can be either 0 or 1, depending on the configuration

Table 8-2. GPIO Interrupt Configuration Example (continued)

| Register | Desired | Pin 2 Bit Va | lue ^a | | | | | | |
|----------|---|--------------|------------------|---|---|---|---|---|---|
| | Interrupt Event Trigger | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| GPIOIBE | 0=single edge 1=both edges | X | X | X | X | X | 0 | Х | Х |
| GPIOIEV | 0=Low level, or negative edge 1=High level, or positive edge | | X | х | х | X | 1 | х | Х |
| GPIOIM | 0=masked 1=not masked | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 |

a. X=Ignored (don't care bit)

8.3 Register Map

Table 8-3 on page 157 lists the GPIO registers. The offset listed is a hexadecimal increment to the register's address, relative to that GPIO port's base address:

- GPIO Port A: 0x4000.4000
- GPIO Port B: 0x4000.5000
- GPIO Port C: 0x4000.6000
- GPIO Port D: 0x4000.7000
- GPIO Port E: 0x4002.4000
- GPIO Port F: 0x4002.5000
- GPIO Port G: 0x4002.6000
- GPIO Port H: 0x4002.7000

Important: The GPIO registers in this chapter are duplicated in each GPIO block; however, depending on the block, all eight bits may not be connected to a GPIO pad. In those cases, writing to those unconnected bits has no effect, and reading those unconnected bits returns no meaningful data.

Note: The default reset value for the GPIOAFSEL, GPIOPUR, and GPIODEN registers are 0x0000.0000 for all GPIO pins, with the exception of the five JTAG/SWD pins (PB7 and PC[3:0]). These five pins default to JTAG/SWD functionality. Because of this, the default reset value of these registers for GPIO Port B is 0x0000.0080 while the default reset value for Port C is 0x0000.000F.

The default register type for the **GPIOCR** register is RO for all GPIO pins with the exception of the five JTAG/SWD pins (PB7 and PC[3:0]). These five pins are currently the only GPIOs that are protected by the **GPIOCR** register. Because of this, the register type for GPIO Port B7 and GPIO Port C[3:0] is R/W.

The default reset value for the **GPIOCR** register is 0x0000.00FF for all GPIO pins, with the exception of the five JTAG/SWD pins (PB7 and PC[3:0]). To ensure that the JTAG port is not accidentally programmed as a GPIO, these five pins default to non-committable.

Because of this, the default reset value of **GPIOCR** for GPIO Port B is 0x0000.007F while the default reset value of GPIOCR for Port C is 0x0000.00F0.

Table 8-3. GPIO Register Map

| Offset | Name | Туре | Reset | Description | See page |
|--------|---------------|------|-------------|----------------------------------|-------------|
| 0x000 | GPIODATA | R/W | 0x0000.0000 | GPIO Data | 159 |
| 0x400 | GPIODIR | R/W | 0x0000.0000 | GPIO Direction | 160 |
| 0x404 | GPIOIS | R/W | 0x0000.0000 | GPIO Interrupt Sense | 161 |
| 0x408 | GPIOIBE | R/W | 0x0000.0000 | GPIO Interrupt Both Edges | 162 |
| 0x40C | GPIOIEV | R/W | 0x0000.0000 | GPIO Interrupt Event | 163 |
| 0x410 | GPIOIM | R/W | 0x0000.0000 | GPIO Interrupt Mask | 164 |
| 0x414 | GPIORIS | RO | 0x0000.0000 | GPIO Raw Interrupt Status | 165 |
| 0x418 | GPIOMIS | RO | 0x0000.0000 | GPIO Masked Interrupt Status | 166 |
| 0x41C | GPIOICR | W1C | 0x0000.0000 | GPIO Interrupt Clear | 167 |
| 0x420 | GPIOAFSEL | R/W | - | GPIO Alternate Function Select | 168 |
| 0x500 | GPIODR2R | R/W | 0x0000.00FF | GPIO 2-mA Drive Select | 170 |
| 0x504 | GPIODR4R | R/W | 0x0000.0000 | GPIO 4-mA Drive Select | 171 |
| 0x508 | GPIODR8R | R/W | 0x0000.0000 | GPIO 8-mA Drive Select | 172 |
| 0x50C | GPIOODR | R/W | 0x0000.0000 | GPIO Open Drain Select | 173 |
| 0x510 | GPIOPUR | R/W | - | GPIO Pull-Up Select | 174 |
| 0x514 | GPIOPDR | R/W | 0x0000.0000 | GPIO Pull-Down Select | 175 |
| 0x518 | GPIOSLR | R/W | 0x0000.0000 | GPIO Slew Rate Control Select | 176 |
| 0x51C | GPIODEN | R/W | - | GPIO Digital Enable | 177 |
| 0x520 | GPIOLOCK | R/W | 0x0000.0001 | GPIO Lock | 178 |
| 0x524 | GPIOCR | - | - | GPIO Commit | 179 |
| 0xFD0 | GPIOPeriphID4 | RO | 0x0000.0000 | GPIO Peripheral Identification 4 | 181 |
| 0xFD4 | GPIOPeriphID5 | RO | 0x0000.0000 | GPIO Peripheral Identification 5 | 182 |
| 0xFD8 | GPIOPeriphID6 | RO | 0x0000.0000 | GPIO Peripheral Identification 6 | 183 |
| 0xFDC | GPIOPeriphID7 | RO | 0x0000.0000 | GPIO Peripheral Identification 7 | 184 |
| 0xFE0 | GPIOPeriphID0 | RO | 0x0000.0061 | GPIO Peripheral Identification 0 | 185 |
| 0xFE4 | GPIOPeriphID1 | RO | 0x0000.0000 | GPIO Peripheral Identification 1 | 186 |
| 0xFE8 | GPIOPeriphID2 | RO | 0x0000.0018 | GPIO Peripheral Identification 2 | 187 |
| 0xFEC | GPIOPeriphID3 | RO | 0x0000.0001 | GPIO Peripheral Identification 3 | 188 |
| 0xFF0 | GPIOPCellID0 | RO | 0x0000.000D | GPIO PrimeCell Identification 0 | 189 |
| 0xFF4 | GPIOPCellID1 | RO | 0x0000.00F0 | GPIO PrimeCell Identification 1 | 190 |
| | | | | | |

Table 8-3. GPIO Register Map (continued)

| Offset | Name | Туре | Reset | Description | See page |
|--------|--------------|------|-------------|---------------------------------|-------------|
| 0xFF8 | GPIOPCellID2 | RO | 0x0000.0005 | GPIO PrimeCell Identification 2 | 191 |
| 0xFFC | GPIOPCellID3 | RO | 0x0000.00B1 | GPIO PrimeCell Identification 3 | 192 |

8.4 Register Descriptions

The remainder of this section lists and describes the GPIO registers, in numerical order by address offset.

Register 1: GPIO Data (GPIODATA), offset 0x000

The **GPIODATA** register is the data register. In software control mode, values written in the **GPIODATA** register are transferred onto the GPIO port pins if the respective pins have been configured as outputs through the **GPIO Direction (GPIODIR)** register (see page 160).


In order to write to **GPIODATA**, the corresponding bits in the mask, resulting from the address bus bits [9:2], must be High. Otherwise, the bit values remain unchanged by the write.

Similarly, the values read from this register are determined for each bit by the mask bit derived from the address used to access the data register, bits [9:2]. Bits that are 1 in the address mask cause the corresponding bits in **GPIODATA** to be read, and bits that are 0 in the address mask cause the corresponding bits in **GPIODATA** to be read as 0, regardless of their value.

A read from **GPIODATA** returns the last bit value written if the respective pins are configured as outputs, or it returns the value on the corresponding input pin when these are configured as inputs. All bits are cleared by a reset.

GPIO Data (GPIODATA)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 GPIO Port F base: 0x4002.5000 GPIO Port G base: 0x4002.6000 GPIO Port H base: 0x4002.7000 Offset 0x000



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|-------|---|
| 31:8 | reserved | RO | 0x00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 7:0 | DATA | R/W | 0x00 | GPIO Data |

This register is virtually mapped to 256 locations in the address space. To facilitate the reading and writing of data to these registers by independent drivers, the data read from and the data written to the registers are masked by the eight address lines $\mathtt{ipaddr}[9:2]$. Reads from this register return its current state. Writes to this register only affect bits that are not masked by $\mathtt{ipaddr}[9:2]$ and are configured as outputs. See "Data Register Operation" on page 152 for examples of reads and writes.


Register 2: GPIO Direction (GPIODIR), offset 0x400

The **GPIODIR** register is the data direction register. Bits set to 1 in the **GPIODIR** register configure the corresponding pin to be an output, while bits set to 0 configure the pins to be inputs. All bits are cleared by a reset, meaning all GPIO pins are inputs by default.

GPIO Direction (GPIODIR)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 GPIO Port F base: 0x4002.5000 GPIO Port G base: 0x4002.6000 GPIO Port H base: 0x4002.7000 Offset 0x400

Type R/W, reset 0x0000.0000



| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|-------|---|
| 31:8 | reserved | RO | 0x00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 7:0 | DIR | R/W | 0x00 | GPIO Data Direction |

The DIR values are defined as follows:


- 0 Pins are inputs.
- Pins are outputs.

Register 3: GPIO Interrupt Sense (GPIOIS), offset 0x404

The **GPIOIS** register is the interrupt sense register. Bits set to 1 in **GPIOIS** configure the corresponding pins to detect levels, while bits set to 0 configure the pins to detect edges. All bits are cleared by a reset.

GPIO Interrupt Sense (GPIOIS)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 GPIO Port F base: 0x4002.5000 GPIO Port G base: 0x4002.6000 GPIO Port H base: 0x4002.7000 Offset 0x40404



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|-------|---|
| 31:8 | reserved | RO | 0x00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 7:0 | IS | R/W | 0x00 | GPIO Interrupt Sense |

The IS values are defined as follows:

- 0 Edge on corresponding pin is detected (edge-sensitive).
- 1 Level on corresponding pin is detected (level-sensitive).


Register 4: GPIO Interrupt Both Edges (GPIOIBE), offset 0x408

The **GPIOIBE** register is the interrupt both-edges register. When the corresponding bit in the **GPIO Interrupt Sense (GPIOIS)** register (see page 161) is set to detect edges, bits set to High in **GPIOIBE** configure the corresponding pin to detect both rising and falling edges, regardless of the corresponding bit in the **GPIO Interrupt Event (GPIOIEV)** register (see page 163). Clearing a bit configures the pin to be controlled by **GPIOIEV**. All bits are cleared by a reset.

GPIO Interrupt Both Edges (GPIOIBE)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 GPIO Port F base: 0x4002.5000 GPIO Port G base: 0x4002.6000 GPIO Port H base: 0x4002.7000 GPIO Port H base: 0x4002.7000

Type R/W, reset 0x0000.0000



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|-------|---|
| 31:8 | reserved | RO | 0x00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 7:0 | IBE | R/W | 0x00 | GPIO Interrupt Both Edges |

The IBE values are defined as follows:

Value Description

- 0 Interrupt generation is controlled by the GPIO Interrupt Event (GPIOIEV) register (see page 163).
- 1 Both edges on the corresponding pin trigger an interrupt.

Note: Single edge is determined by the corresponding bit in **GPIOIEV**.


Register 5: GPIO Interrupt Event (GPIOIEV), offset 0x40C

The **GPIOIEV** register is the interrupt event register. Bits set to High in **GPIOIEV** configure the corresponding pin to detect rising edges or high levels, depending on the corresponding bit value in the GPIO Interrupt Sense (GPIOIS) register (see page 161). Clearing a bit configures the pin to detect falling edges or low levels, depending on the corresponding bit value in GPIOIS. All bits are cleared by a reset.

GPIO Interrupt Event (GPIOIEV)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 GPIO Port F base: 0x4002.5000 GPIO Port G base: 0x4002.6000 GPIO Port H base: 0x4002.7000 Offset 0x40C

Type R/W, reset 0x0000.0000



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|-------|---|
| 31:8 | reserved | RO | 0x00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 7:0 | IEV | R/W | 0x00 | GPIO Interrupt Event |

The IEV values are defined as follows:

- Falling edge or Low levels on corresponding pins trigger interrupts.
- Rising edge or High levels on corresponding pins trigger interrupts.


Register 6: GPIO Interrupt Mask (GPIOIM), offset 0x410

The **GPIOIM** register is the interrupt mask register. Bits set to High in **GPIOIM** allow the corresponding pins to trigger their individual interrupts and the combined **GPIOINTR** line. Clearing a bit disables interrupt triggering on that pin. All bits are cleared by a reset.

GPIO Interrupt Mask (GPIOIM)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 GPIO Port F base: 0x4002.5000 GPIO Port G base: 0x4002.6000 GPIO Port H base: 0x4002.7000 Offset 0x410

Type R/W, reset 0x0000.0000



| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|-------|---|
| 31:8 | reserved | RO | 0x00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 7:0 | IME | R/W | 0x00 | GPIO Interrupt Mask Enable |

The IME values are defined as follows:

- 0 Corresponding pin interrupt is masked.
- 1 Corresponding pin interrupt is not masked.


Register 7: GPIO Raw Interrupt Status (GPIORIS), offset 0x414

The GPIORIS register is the raw interrupt status register. Bits read High in GPIORIS reflect the status of interrupt trigger conditions detected (raw, prior to masking), indicating that all the requirements have been met, before they are finally allowed to trigger by the GPIO Interrupt Mask (GPIOIM) register (see page 164). Bits read as zero indicate that corresponding input pins have not initiated an interrupt. All bits are cleared by a reset.

GPIO Raw Interrupt Status (GPIORIS)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 GPIO Port F base: 0x4002.5000 GPIO Port G base: 0x4002.6000 GPIO Port H base: 0x4002.7000 Offset 0x414

Type RO, reset 0x0000.0000



| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|-------|---|
| 31:8 | reserved | RO | 0x00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 7:0 | RIS | RO | 0x00 | GPIO Interrupt Raw Status |

Reflects the status of interrupt trigger condition detection on pins (raw, prior to masking).

The RIS values are defined as follows:

- Corresponding pin interrupt requirements not met.
- Corresponding pin interrupt has met requirements.

Register 8: GPIO Masked Interrupt Status (GPIOMIS), offset 0x418

The **GPIOMIS** register is the masked interrupt status register. Bits read High in **GPIOMIS** reflect the status of input lines triggering an interrupt. Bits read as Low indicate that either no interrupt has been generated, or the interrupt is masked.

In addition to providing GPIO functionality, PB4 can also be used as an external trigger for the ADC. If PB4 is configured as a non-masked interrupt pin (the appropriate bit of GPIOIM is set to 1), not only is an interrupt for PortB generated, but an external trigger signal is sent to the ADC. If the ADC Event Multiplexer Select (ADCEMUX) register is configured to use the external trigger, an ADC conversion is initiated.


If no other PortB pins are being used to generate interrupts, the ARM Integrated Nested Vectored Interrupt Controller (NVIC) Interrupt Set Enable (SETNA) register can disable the PortB interrupts and the ADC interrupt can be used to read back the converted data. Otherwise, the PortB interrupt handler needs to ignore and clear interrupts on B4, and wait for the ADC interrupt or the ADC interrupt needs to be disabled in the SETNA register and the PortB interrupt handler polls the ADC registers until the conversion is completed.

GPIOMIS is the state of the interrupt after masking.

GPIO Masked Interrupt Status (GPIOMIS)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 GPIO Port F base: 0x4002.5000 GPIO Port G base: 0x4002.6000 GPIO Port H base: 0x4002.7000 Offset 0x418

Type RO, reset 0x0000.0000



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|-------|---|
| 31:8 | reserved | RO | 0x00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 7:0 | MIS | RO | 0x00 | GPIO Masked Interrupt Status |

Masked value of interrupt due to corresponding pin.

The MIS values are defined as follows:

- 0 Corresponding GPIO line interrupt not active.
- 1 Corresponding GPIO line asserting interrupt.

Register 9: GPIO Interrupt Clear (GPIOICR), offset 0x41C


The **GPIOICR** register is the interrupt clear register. Writing a 1 to a bit in this register clears the corresponding interrupt edge detection logic register. Writing a 0 has no effect.

GPIO Interrupt Clear (GPIOICR)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 GPIO Port F base: 0x4002.5000 GPIO Port G base: 0x4002.6000 GPIO Port H base: 0x4002.7000

Offset 0x41C

Type W1C, reset 0x0000.0000



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|-------|---|
| 31:8 | reserved | RO | 0x00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 7:0 | IC | W1C | 0x00 | GPIO Interrupt Clear |

The IC values are defined as follows:

- 0 Corresponding interrupt is unaffected.
- Corresponding interrupt is cleared.

Register 10: GPIO Alternate Function Select (GPIOAFSEL), offset 0x420

The **GPIOAFSEL** register is the mode control select register. Writing a 1 to any bit in this register selects the hardware control for the corresponding GPIO line. All bits are cleared by a reset, therefore no GPIO line is set to hardware control by default.

The GPIO commit control registers provide a layer of protection against accidental programming of critical hardware peripherals. Protection is currently provided for the five JTAG/SWD pins (PB7 and PC[3:0]). Writes to protected bits of the **GPIO Alternate Function Select (GPIOAFSEL)** register (see page 168) are not committed to storage unless the **GPIO Lock (GPIOLOCK)** register (see page 178) has been unlocked and the appropriate bits of the **GPIO Commit (GPIOCR)** register (see page 179) have been set to 1.


Important: All GPIO pins are tri-stated by default (GPIOAFSEL=0, GPIODEN=0, GPIOPDR=0, and GPIOPUR=0), with the exception of the five JTAG/SWD pins (PB7 and PC[3:0]). The JTAG/SWD pins default to their JTAG/SWD functionality (GPIOAFSEL=1, GPIODEN=1 and GPIOPUR=1). A Power-On-Reset (POR) or asserting RST puts both groups of pins back to their default state.

Caution – It is possible to create a software sequence that prevents the debugger from connecting to the Stellaris® microcontroller. If the program code loaded into flash immediately changes the JTAG pins to their GPIO functionality, the debugger may not have enough time to connect and halt the controller before the JTAG pin functionality switches. This may lock the debugger out of the part. This can be avoided with a software routine that restores JTAG functionality based on an external or software trigger.

GPIO Alternate Function Select (GPIOAFSEL)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 GPIO Port F base: 0x4002.5000 GPIO Port G base: 0x4002.5000 GPIO Port H base: 0x4002.7000

Offset 0x420 Type R/W, reset -



Bit/Field Name Type Reset Description

31:8 reserved RO 0x00 Software shore

Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

| Bit/Field | Name | Type | Reset | Description |
|-----------|-------|------|-------|--------------------------------|
| 7:∩ | AESEL | R/W | _ | GPIO Alternate Function Select |

The AFSEL values are defined as follows:

Value Description

- Software control of corresponding GPIO line (GPIO mode).
- Hardware control of corresponding GPIO line (alternate hardware function).

Note:


The default reset value for the GPIOAFSEL, **GPIOPUR**, and **GPIODEN** registers are 0x0000.0000 for all GPIO pins, with the exception of the five JTAG/SWD pins (PB7 and PC[3:0]). These five pins default to JTAG/SWD functionality. Because of this, the default reset value of these registers for GPIO Port B is 0x0000.0080 while the default reset value for Port C is 0x0000.000F.

Register 11: GPIO 2-mA Drive Select (GPIODR2R), offset 0x500

The **GPIODR2R** register is the 2-mA drive control register. It allows for each GPIO signal in the port to be individually configured without affecting the other pads. When writing a DRV2 bit for a GPIO signal, the corresponding DRV4 bit in the **GPIODR4R** register and the DRV8 bit in the **GPIODR8R** register are automatically cleared by hardware.

GPIO 2-mA Drive Select (GPIODR2R)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 GPIO Port F base: 0x4002.5000 GPIO Port G base: 0x4002.6000 GPIO Port H base: 0x4002.7000 Offset 0x500 Type R/W, reset 0x0000.00FF



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|-------|---|
| 31:8 | reserved | RO | 0x00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 7:0 | DRV2 | R/W | 0xFF | Output Pad 2-mA Drive Enable |


A write of 1 to either **GPIODR4[n]** or **GPIODR8[n]** clears the corresponding 2-mA enable bit. The change is effective on the second clock cycle after the write.

Register 12: GPIO 4-mA Drive Select (GPIODR4R), offset 0x504

The **GPIODR4R** register is the 4-mA drive control register. It allows for each GPIO signal in the port to be individually configured without affecting the other pads. When writing the DRV4 bit for a GPIO signal, the corresponding DRV2 bit in the **GPIODR2R** register and the DRV8 bit in the **GPIODR8R** register are automatically cleared by hardware.

GPIO 4-mA Drive Select (GPIODR4R)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 GPIO Port F base: 0x4002.5000 GPIO Port G base: 0x4002.6000 GPIO Port H base: 0x4002.7000 Offset 0x504 Type R/W, reset 0x0000.0000



| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|-------|---|
| 31:8 | reserved | RO | 0x00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 7:0 | DRV4 | R/W | 0x00 | Output Pad 4-mA Drive Enable |


A write of 1 to either **GPIODR2[n]** or **GPIODR8[n]** clears the corresponding 4-mA enable bit. The change is effective on the second clock cycle after the write.

Register 13: GPIO 8-mA Drive Select (GPIODR8R), offset 0x508

The **GPIODR8R** register is the 8-mA drive control register. It allows for each GPIO signal in the port to be individually configured without affecting the other pads. When writing the DRV8 bit for a GPIO signal, the corresponding DRV2 bit in the **GPIODR2R** register and the DRV4 bit in the **GPIODR4R** register are automatically cleared by hardware.

GPIO 8-mA Drive Select (GPIODR8R)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 GPIO Port F base: 0x4002.5000 GPIO Port G base: 0x4002.6000 GPIO Port H base: 0x4002.7000 Offset 0x508 Type R/W, reset 0x0000.0000



| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|-------|---|
| 31:8 | reserved | RO | 0x00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 7:0 | DRV8 | R/W | 0x00 | Output Pad 8-mA Drive Enable |

A write of 1 to either **GPIODR2[n]** or **GPIODR4[n]** clears the corresponding 8-mA enable bit. The change is effective on the second clock cycle after the write.


Register 14: GPIO Open Drain Select (GPIOODR), offset 0x50C

The **GPIOODR** register is the open drain control register. Setting a bit in this register enables the open drain configuration of the corresponding GPIO pad. When open drain mode is enabled, the corresponding bit should also be set in the **GPIO Digital Input Enable (GPIODEN)** register (see page 177). Corresponding bits in the drive strength registers (**GPIODR2R**, **GPIODR4R**, **GPIODR8R**, and **GPIOSLR**) can be set to achieve the desired rise and fall times. The GPIO acts as an open-drain input if the corresponding bit in the **GPIODIR** register is cleared. If open drain is selected while the GPIO is configured as an input, the GPIO will remain an input and the open-drain selection has no effect until the GPIO is changed to an output.

When using the I²C module, in addition to configuring the pin to open drain, the **GPIO Alternate Function Select (GPIOAFSEL)** register bits for the I²C clock and data pins should be set to 1 (see examples in "Initialization and Configuration" on page 155).

GPIO Open Drain Select (GPIOODR)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 GPIO Port F base: 0x4002.5000 GPIO Port G base: 0x4002.6000 GPIO Port H base: 0x4002.7000 Offset 0x50C



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|-------|---|
| 31:8 | reserved | RO | 0x00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 7:0 | ODE | R/W | 0x00 | Output Pad Open Drain Enable |

The ODE values are defined as follows:

- 0 Open drain configuration is disabled.
- 1 Open drain configuration is enabled.


Register 15: GPIO Pull-Up Select (GPIOPUR), offset 0x510

The **GPIOPUR** register is the pull-up control register. When a bit is set to 1, it enables a weak pull-up resistor on the corresponding GPIO signal. Setting a bit in **GPIOPUR** automatically clears the corresponding bit in the **GPIO Pull-Down Select (GPIOPDR)** register (see page 175).

GPIO Pull-Up Select (GPIOPUR)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 GPIO Port F base: 0x4002.5000 GPIO Port G base: 0x4002.6000 GPIO Port H base: 0x4002.7000

Offset 0x510 Type R/W, reset -



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|-------|---|
| 31:8 | reserved | RO | 0x00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 7:0 | PUE | R/W | _ | Pad Weak Pull-Up Enable |

A write of 1 to **GPIOPDR[n]** clears the corresponding **GPIOPUR[n]** enables. The change is effective on the second clock cycle after the write.

Note:


The default reset value for the **GPIOAFSEL**, **GPIOPUR**, and **GPIODEN** registers are 0x0000.0000 for all GPIO pins, with the exception of the five JTAG/SWD pins (PB7 and PC[3:0]). These five pins default to JTAG/SWD functionality. Because of this, the default reset value of these registers for GPIO Port B is 0x0000.0080 while the default reset value for Port C is 0x0000.000F.

Register 16: GPIO Pull-Down Select (GPIOPDR), offset 0x514

The **GPIOPDR** register is the pull-down control register. When a bit is set to 1, it enables a weak pull-down resistor on the corresponding GPIO signal. Setting a bit in **GPIOPDR** automatically clears the corresponding bit in the **GPIO Pull-Up Select (GPIOPUR)** register (see page 174).

GPIO Pull-Down Select (GPIOPDR)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 GPIO Port F base: 0x4002.5000 GPIO Port G base: 0x4002.6000 GPIO Port H base: 0x4002.7000 Offset 0x514 Type R/W, reset 0x0000.0000



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|-------|---|
| 31:8 | reserved | RO | 0x00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 7:0 | PDE | R/W | 0x00 | Pad Weak Pull-Down Enable |

A write of 1 to **GPIOPUR[n]** clears the corresponding **GPIOPDR[n]** enables. The change is effective on the second clock cycle after the write.


Register 17: GPIO Slew Rate Control Select (GPIOSLR), offset 0x518

The **GPIOSLR** register is the slew rate control register. Slew rate control is only available when using the 8-mA drive strength option via the **GPIO 8-mA Drive Select (GPIODR8R)** register (see page 172).

GPIO Slew Rate Control Select (GPIOSLR)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 GPIO Port F base: 0x4002.5000 GPIO Port G base: 0x4002.6000 GPIO Port H base: 0x4002.7000 Offset 0x518

Type R/W, reset 0x0000.0000



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|-------|---|
| 31:8 | reserved | RO | 0x00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 7:0 | SRL | R/W | 0x00 | Slew Rate Limit Enable (8-mA drive only) |

The SRL values are defined as follows:

- Slew rate control disabled.
- Slew rate control enabled.

Register 18: GPIO Digital Enable (GPIODEN), offset 0x51C

Note: Pins configured as digital inputs are Schmitt-triggered.


The GPIODEN register is the digital enable register. By default, with the exception of the GPIO signals used for JTAG/SWD function, all other GPIO signals are configured out of reset to be undriven (tristate). Their digital function is disabled; they do not drive a logic value on the pin and they do not allow the pin voltage into the GPIO receiver. To use the pin in a digital function (either GPIO or alternate function), the corresponding GPIODEN bit must be set.

GPIO Digital Enable (GPIODEN)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 GPIO Port F base: 0x4002.5000 GPIO Port G base: 0x4002.6000 GPIO Port H base: 0x4002.7000

Offset 0x51C





| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|-------|---|
| 31:8 | reserved | RO | 0x00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 7:0 | DEN | R/W | - | Digital Enable |

The DEN values are defined as follows:

Value Description


- Digital functions disabled.
- Digital functions enabled.


Note:


The default reset value for the GPIOAFSEL, **GPIOPUR**, and **GPIODEN** registers are 0x0000.0000 for all GPIO pins, with the exception of the five JTAG/SWD pins (PB7 and PC[3:0]). These five pins default to JTAG/SWD functionality. Because of this, the default reset value of these registers for GPIO Port B is 0x0000.0080 while the default reset value for Port C is 0x0000.000F.

Register 19: GPIO Lock (GPIOLOCK), offset 0x520

The **GPIOLOCK** register enables write access to the **GPIOCR** register (see page 179). Writing 0x1ACC.E551 to the **GPIOLOCK** register will unlock the **GPIOCR** register. Writing any other value to the **GPIOLOCK** register re-enables the locked state. Reading the **GPIOLOCK** register returns the lock status rather than the 32-bit value that was previously written. Therefore, when write accesses are disabled, or locked, reading the **GPIOLOCK** register returns 0x00000001. When write accesses are enabled, or unlocked, reading the **GPIOLOCK** register returns 0x000000000.







| Bit/Field | Name | Type | Reset | Description |
|-----------|------|------|-------------|-------------|
| 31.0 | LOCK | R/W | 0x0000 0001 | GPIO Lock |

A write of the value 0x1ACC.E551 unlocks the **GPIO Commit (GPIOCR)** register for write access.

A write of any other value or a write to the **GPIOCR** register reapplies the lock, preventing any register updates. A read of this register returns the following values:

Value Description
0x0000.0001 locked
0x0000.0000 unlocked

Register 20: GPIO Commit (GPIOCR), offset 0x524

The GPIOCR register is the commit register. The value of the GPIOCR register determines which bits of the GPIOAFSEL register are committed when a write to the GPIOAFSEL register is performed. If a bit in the GPIOCR register is a zero, the data being written to the corresponding bit in the GPIOAFSEL register will not be committed and will retain its previous value. If a bit in the GPIOCR register is a one, the data being written to the corresponding bit of the GPIOAFSEL register will be committed to the register and will reflect the new value.

The contents of the GPIOCR register can only be modified if the GPIOLOCK register is unlocked. Writes to the GPIOCR register are ignored if the GPIOLOCK register is locked.

Important: This register is designed to prevent accidental programming of the registers that control connectivity to the JTAG/SWD debug hardware. By initializing the bits of the GPIOCR register to 0 for PB7 and PC[3:0], the JTAG/SWD debug port can only be converted to GPIOs through a deliberate set of writes to the GPIOLOCK, GPIOCR, and the corresponding registers.


> Because this protection is currently only implemented on the JTAG/SWD pins on PB7 and PC[3:0], all of the other bits in the **GPIOCR** registers cannot be written with 0x0. These bits are hardwired to 0x1, ensuring that it is always possible to commit new values to the **GPIOAFSEL**register bits of these other pins.

GPIO Commit (GPIOCR)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000 5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 GPIO Port F base: 0x4002.5000 GPIO Port G base: 0x4002.6000 GPIO Port H base: 0x4002.7000

Offset 0x524 Type -, reset

31:8



| Bit/Field | Name | Туре | Reset | Description |
|-----------|------|------|-------|-------------|
| | | | | |

reserved

RO

0x00

Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

| Bit/Field | Name | Type | Reset | Description |
|-----------|------|------|-------|-------------|
| 7:0 | CR | _ | _ | GPIO Commit |

On a bit-wise basis, any bit set allows the corresponding **GPIOAFSEL** bit to be set to its alternate function.

Note:

The default register type for the **GPIOCR** register is RO for all GPIO pins with the exception of the five JTAG/SWD pins (PB7 and PC[3:0]). These five pins are currently the only GPIOs that are protected by the **GPIOCR** register. Because of this, the register type for GPIO Port B7 and GPIO Port C[3:0] is R/W.


The default reset value for the **GPIOCR** register is 0x0000.00FF for all GPIO pins, with the exception of the five JTAG/SWD pins (PB7 and PC[3:0]). To ensure that the JTAG port is not accidentally programmed as a GPIO, these five pins default to non-committable. Because of this, the default reset value of **GPIOCR** for GPIO Port B is 0x0000.007F while the default reset value of GPIOCR for Port C is 0x0000.00F0.

Register 21: GPIO Peripheral Identification 4 (GPIOPeriphID4), offset 0xFD0

The **GPIOPeriphID4**, **GPIOPeriphID5**, **GPIOPeriphID6**, and **GPIOPeriphID7** registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral.

GPIO Peripheral Identification 4 (GPIOPeriphID4)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 GPIO Port F base: 0x4002.5000 GPIO Port G base: 0x4002.6000 GPIO Port H base: 0x4002.7000 Offset 0xFDO Type RO, reset 0x0000.0000



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|-------|---|
| 31:8 | reserved | RO | 0x00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 7:0 | PID4 | RO | 0x00 | GPIO Peripheral ID Register[7:0] |


Register 22: GPIO Peripheral Identification 5 (GPIOPeriphID5), offset 0xFD4

The **GPIOPeriphID4**, **GPIOPeriphID5**, **GPIOPeriphID6**, and **GPIOPeriphID7** registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral.

GPIO Peripheral Identification 5 (GPIOPeriphID5)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 GPIO Port F base: 0x4002.5000 GPIO Port G base: 0x4002.6000 GPIO Port H base: 0x4002.7000 Offset 0xFD4

Type RO, reset 0x0000.0000



| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|-------|---|
| 31:8 | reserved | RO | 0x00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 7:0 | PID5 | RO | 0x00 | GPIO Peripheral ID Register[15:8] |


Register 23: GPIO Peripheral Identification 6 (GPIOPeriphID6), offset 0xFD8

The **GPIOPeriphID4**, **GPIOPeriphID5**, **GPIOPeriphID6**, and **GPIOPeriphID7** registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral.

GPIO Peripheral Identification 6 (GPIOPeriphID6)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 GPIO Port F base: 0x4002.5000 GPIO Port G base: 0x4002.6000 GPIO Port H base: 0x4002.7000 Offset 0xFD8

Type RO, reset 0x0000.0000



| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|-------|---|
| 31:8 | reserved | RO | 0x00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 7:0 | PID6 | RO | 0x00 | GPIO Peripheral ID Register[23:16] |


Register 24: GPIO Peripheral Identification 7 (GPIOPeriphID7), offset 0xFDC

The **GPIOPeriphID4**, **GPIOPeriphID5**, **GPIOPeriphID6**, and **GPIOPeriphID7** registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral.

GPIO Peripheral Identification 7 (GPIOPeriphID7)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 GPIO Port F base: 0x4002.5000 GPIO Port G base: 0x4002.5000 GPIO Port H base: 0x4002.7000

Offset 0xFDC Type RO, reset 0x0000.0000



| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|-------|---|
| 31:8 | reserved | RO | 0x00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 7:0 | PID7 | RO | 0x00 | GPIO Peripheral ID Register[31:24] |


Register 25: GPIO Peripheral Identification 0 (GPIOPeriphID0), offset 0xFE0

The **GPIOPeriphID0**, **GPIOPeriphID1**, **GPIOPeriphID2**, and **GPIOPeriphID3** registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral.

GPIO Peripheral Identification 0 (GPIOPeriphID0)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 GPIO Port F base: 0x4002.5000 GPIO Port G base: 0x4002.6000 GPIO Port H base: 0x4002.7000 Offset 0xFEO

Type RO, reset 0x0000.0061



| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|-------|---|
| 31:8 | reserved | RO | 0x00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 7:0 | PID0 | RO | 0x61 | GPIO Peripheral ID Register[7:0] |


Register 26: GPIO Peripheral Identification 1 (GPIOPeriphID1), offset 0xFE4

The **GPIOPeriphID0**, **GPIOPeriphID1**, **GPIOPeriphID2**, and **GPIOPeriphID3** registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral.

GPIO Peripheral Identification 1 (GPIOPeriphID1)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 GPIO Port F base: 0x4002.5000 GPIO Port G base: 0x4002.6000 GPIO Port H base: 0x4002.7000 Offset 0xFE4

Type RO, reset 0x0000.0000




| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|-------|---|
| 31:8 | reserved | RO | 0x00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 7:0 | PID1 | RO | 0x00 | GPIO Peripheral ID Register[15:8] |

Register 27: GPIO Peripheral Identification 2 (GPIOPeriphID2), offset 0xFE8

The **GPIOPeriphID0**, **GPIOPeriphID1**, **GPIOPeriphID2**, and **GPIOPeriphID3** registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral.

GPIO Peripheral Identification 2 (GPIOPeriphID2)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 GPIO Port F base: 0x4002.5000 GPIO Port G base: 0x4002.5000 GPIO Port H base: 0x4002.7000 GPIO Port H base: 0x4002.7000 Offset 0xFE8 Type RO, reset 0x0000.0018



| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|-------|---|
| 31:8 | reserved | RO | 0x00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 7:0 | PID2 | RO | 0x18 | GPIO Peripheral ID Register[23:16] |


Register 28: GPIO Peripheral Identification 3 (GPIOPeriphID3), offset 0xFEC

The **GPIOPeriphID0**, **GPIOPeriphID1**, **GPIOPeriphID2**, and **GPIOPeriphID3** registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral.

GPIO Peripheral Identification 3 (GPIOPeriphID3)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 GPIO Port F base: 0x4002.5000 GPIO Port G base: 0x4002.6000 GPIO Port H base: 0x4002.7000 OFISE 0xFEC

Type RO, reset 0x0000.0001



| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|-------|---|
| 31:8 | reserved | RO | 0x00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 7:0 | PID3 | RO | 0x01 | GPIO Peripheral ID Register[31:24] |


Register 29: GPIO PrimeCell Identification 0 (GPIOPCellID0), offset 0xFF0

The **GPIOPCeIIID1**, **GPIOPCeIIID1**, and **GPIOPCeIIID3** registers are four 8-bit wide registers, that can conceptually be treated as one 32-bit register. The register is used as a standard cross-peripheral identification system.

GPIO PrimeCell Identification 0 (GPIOPCellID0)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 GPIO Port F base: 0x4002.5000 GPIO Port G base: 0x4002.6000 GPIO Port H base: 0x4002.7000 Offset 0xFF0

Type RO, reset 0x0000.000D



| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|-------|---|
| 31:8 | reserved | RO | 0x00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 7:0 | CID0 | RO | 0x0D | GPIO PrimeCell ID Register[7:0] |

 $\label{provides} \mbox{Provides software a standard cross-peripheral identification system.}$


Register 30: GPIO PrimeCell Identification 1 (GPIOPCellID1), offset 0xFF4

The **GPIOPCeIIID1**, **GPIOPCeIIID1**, and **GPIOPCeIIID3** registers are four 8-bit wide registers, that can conceptually be treated as one 32-bit register. The register is used as a standard cross-peripheral identification system.

GPIO PrimeCell Identification 1 (GPIOPCellID1)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 GPIO Port F base: 0x4002.5000 GPIO Port G base: 0x4002.6000 GPIO Port H base: 0x4002.7000 Offset 0xFF4

Type RO, reset 0x0000.00F0



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|-------|---|
| 31:8 | reserved | RO | 0x00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 7:0 | CID1 | RO | 0xF0 | GPIO PrimeCell ID Register[15:8] |

 $\label{provides} \mbox{Provides software a standard cross-peripheral identification system.}$


Register 31: GPIO PrimeCell Identification 2 (GPIOPCellID2), offset 0xFF8

The **GPIOPCeIIID1**, **GPIOPCeIIID1**, and **GPIOPCeIIID3** registers are four 8-bit wide registers, that can conceptually be treated as one 32-bit register. The register is used as a standard cross-peripheral identification system.

GPIO PrimeCell Identification 2 (GPIOPCellID2)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 GPIO Port F base: 0x4002.5000 GPIO Port G base: 0x4002.6000 GPIO Port H base: 0x4002.7000 Offset 0xFF8

Type RO, reset 0x0000.0005



| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|-------|---|
| 31:8 | reserved | RO | 0x00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 7:0 | CID2 | RO | 0x05 | GPIO PrimeCell ID Register[23:16] |

 $\label{provides} \mbox{Provides software a standard cross-peripheral identification system.}$


Register 32: GPIO PrimeCell Identification 3 (GPIOPCellID3), offset 0xFFC

The **GPIOPCeIIID1**, **GPIOPCeIIID1**, and **GPIOPCeIIID3** registers are four 8-bit wide registers, that can conceptually be treated as one 32-bit register. The register is used as a standard cross-peripheral identification system.

GPIO PrimeCell Identification 3 (GPIOPCellID3)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 GPIO Port F base: 0x4002.5000 GPIO Port G base: 0x4002.6000 GPIO Port H base: 0x4002.7000 Offset 0xFFC

Type RO, reset 0x0000.00B1



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|-------|---|
| 31:8 | reserved | RO | 0x00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 7:0 | CID3 | RO | 0xB1 | GPIO PrimeCell ID Register[31:24] |

Provides software a standard cross-peripheral identification system.

9 General-Purpose Timers

Programmable timers can be used to count or time external events that drive the Timer input pins. The Stellaris[®] General-Purpose Timer Module (GPTM) contains three GPTM blocks (Timer0, Timer1, and Timer 2). Each GPTM block provides two 16-bit timers/counters (referred to as TimerA and TimerB) that can be configured to operate independently as timers or event counters, or configured to operate as one 32-bit timer or one 32-bit Real-Time Clock (RTC).

In addition, timers can be used to trigger analog-to-digital conversions (ADC). The ADC trigger signals from all of the general-purpose timers are ORed together before reaching the ADC module, so only one timer should be used to trigger ADC events.

The GPT Module is one timing resource available on the Stellaris[®] microcontrollers. Other timer resources include the System Timer (SysTick) (see "System Timer (SysTick)" on page 46) and the PWM timer in the PWM module (see "PWM Timer" on page 464).

The General-Purpose Timers provide the following features:

- Three General-Purpose Timer Modules (GPTM), each of which provides two 16-bit timers/counters. Each GPTM can be configured to operate independently:
 - As a single 32-bit timer
 - As one 32-bit Real-Time Clock (RTC) to event capture
 - For Pulse Width Modulation (PWM)
 - To trigger analog-to-digital conversions
- 32-bit Timer modes
 - Programmable one-shot timer
 - Programmable periodic timer
 - Real-Time Clock when using an external 32.768-KHz clock as the input
 - User-enabled stalling when the controller asserts CPU Halt flag during debug
 - ADC event trigger
- 16-bit Timer modes
 - General-purpose timer function with an 8-bit prescaler (for one-shot and periodic modes only)
 - Programmable one-shot timer
 - Programmable periodic timer
 - User-enabled stalling when the controller asserts CPU Halt flag during debug
 - ADC event trigger
- 16-bit Input Capture modes
 - Input edge count capture

- Input edge time capture
- 16-bit PWM mode
 - Simple PWM mode with software-programmable output inversion of the PWM signal

9.1 Block Diagram

Note: In Figure 9-1 on page 194, the specific CCP pins available depend on the Stellaris[®] device. See Table 9-1 on page 194 for the available CCPs.

Figure 9-1. GPTM Module Block Diagram




Table 9-1. Available CCP Pins

| Timer | 16-Bit Up/Down Counter | Even CCP Pin | Odd CCP Pin |
|---------|------------------------|--------------|-------------|
| Timer 0 | TimerA | CCP0 | - |
| | TimerB | - | CCP1 |
| Timer 1 | TimerA | CCP2 | - |
| | TimerB | - | CCP3 |
| Timer 2 | TimerA | - | - |
| | TimerB | - | - |

9.2 Functional Description

The main components of each GPTM block are two free-running 16-bit up/down counters (referred to as TimerA and TimerB), two 16-bit match registers, two prescaler match registers, and two 16-bit

load/initialization registers and their associated control functions. The exact functionality of each GPTM is controlled by software and configured through the register interface.

Software configures the GPTM using the **GPTM Configuration (GPTMCFG)** register (see page 205), the **GPTM TimerA Mode (GPTMTAMR)** register (see page 206), and the **GPTM TimerB Mode (GPTMTBMR)** register (see page 208). When in one of the 32-bit modes, the timer can only act as a 32-bit timer. However, when configured in 16-bit mode, the GPTM can have its two 16-bit timers configured in any combination of the 16-bit modes.

9.2.1 GPTM Reset Conditions

After reset has been applied to the GPTM module, the module is in an inactive state, and all control registers are cleared and in their default states. Counters TimerA and TimerB are initialized to 0xFFFF, along with their corresponding load registers: the GPTM TimerA Interval Load (GPTMTAILR) register (see page 219) and the GPTM TimerB Interval Load (GPTMTBILR) register (see page 220). The prescale counters are initialized to 0x00: the GPTM TimerA Prescale (GPTMTAPR) register (see page 223) and the GPTM TimerB Prescale (GPTMTBPR) register (see page 224).

9.2.2 32-Bit Timer Operating Modes

This section describes the three GPTM 32-bit timer modes (One-Shot, Periodic, and RTC) and their configuration.

The GPTM is placed into 32-bit mode by writing a 0 (One-Shot/Periodic 32-bit timer mode) or a 1 (RTC mode) to the **GPTM Configuration (GPTMCFG)** register. In both configurations, certain GPTM registers are concatenated to form pseudo 32-bit registers. These registers include:

- GPTM TimerA Interval Load (GPTMTAILR) register [15:0], see page 219
- GPTM TimerB Interval Load (GPTMTBILR) register [15:0], see page 220
- GPTM TimerA (GPTMTAR) register [15:0], see page 227
- **GPTM TimerB (GPTMTBR)** register [15:0], see page 228

In the 32-bit modes, the GPTM translates a 32-bit write access to **GPTMTAILR** into a write access to both **GPTMTAILR** and **GPTMTBILR**. The resulting word ordering for such a write operation is:

```
GPTMTBILR[15:0]:GPTMTAILR[15:0]
```

Likewise, a read access to **GPTMTAR** returns the value:

```
GPTMTBR[15:0]:GPTMTAR[15:0]
```

9.2.2.1 32-Bit One-Shot/Periodic Timer Mode

In 32-bit one-shot and periodic timer modes, the concatenated versions of the TimerA and TimerB registers are configured as a 32-bit down-counter. The selection of one-shot or periodic mode is determined by the value written to the TAMR field of the **GPTM TimerA Mode (GPTMTAMR)** register (see page 206), and there is no need to write to the **GPTM TimerB Mode (GPTMTBMR)** register.

When software writes the TAEN bit in the **GPTM Control (GPTMCTL)** register (see page 210), the timer begins counting down from its preloaded value. Once the 0x0000.0000 state is reached, the timer reloads its start value from the concatenated **GPTMTAILR** on the next cycle. If configured to be a one-shot timer, the timer stops counting and clears the TAEN bit in the **GPTMCTL** register. If configured as a periodic timer, it continues counting.

In addition to reloading the count value, the GPTM generates interrupts and triggers when it reaches the 0x000.0000 state. The GPTM sets the TATORIS bit in the GPTM Raw Interrupt Status (GPTMRIS) register (see page 215), and holds it until it is cleared by writing the GPTM Interrupt Clear (GPTMICR) register (see page 217). If the time-out interrupt is enabled in the GPTM Interrupt Mask (GPTIMR) register (see page 213), the GPTM also sets the TATOMIS bit in the GPTM Masked Interrupt Status (GPTMMIS) register (see page 216). The ADC trigger is enabled by setting the TAOTE bit in GPTMCTL.

If software reloads the **GPTMTAILR** register while the counter is running, the counter loads the new value on the next clock cycle and continues counting from the new value.

If the TASTALL bit in the **GPTMCTL** register is set, the timer freezes counting while the processor is halted by the debugger. The timer resumes counting when the processor resumes execution.

9.2.2.2 32-Bit Real-Time Clock Timer Mode

In Real-Time Clock (RTC) mode, the concatenated versions of the TimerA and TimerB registers are configured as a 32-bit up-counter. When RTC mode is selected for the first time, the counter is loaded with a value of 0x0000.0001. All subsequent load values must be written to the **GPTM TimerA**Match (GPTMTAMATCHR) register (see page 221) by the controller.

The input clock on an even CCP input is required to be 32.768 KHz in RTC mode. The clock signal is then divided down to a 1 Hz rate and is passed along to the input of the 32-bit counter.

When software writes the TAEN bit in the **GPTMCTL** register, the counter starts counting up from its preloaded value of 0x0000.0001. When the current count value matches the preloaded value in the **GPTMTAMATCHR** register, it rolls over to a value of 0x0000.0000 and continues counting until either a hardware reset, or it is disabled by software (clearing the TAEN bit). When a match occurs, the GPTM asserts the RTCRIS bit in **GPTMRIS**. If the RTC interrupt is enabled in **GPTIMR**, the GPTM also sets the RTCMIS bit in **GPTMISR** and generates a controller interrupt. The status flags are cleared by writing the RTCCINT bit in **GPTMICR**.

If the TASTALL and/or TBSTALL bits in the **GPTMCTL** register are set, the timer does not freeze if the RTCEN bit is set in **GPTMCTL**.

9.2.3 16-Bit Timer Operating Modes

The GPTM is placed into global 16-bit mode by writing a value of 0x4 to the **GPTM Configuration** (**GPTMCFG**) register (see page 205). This section describes each of the GPTM 16-bit modes of operation. TimerA and TimerB have identical modes, so a single description is given using an **n** to reference both.

9.2.3.1 16-Bit One-Shot/Periodic Timer Mode

In 16-bit one-shot and periodic timer modes, the timer is configured as a 16-bit down-counter with an optional 8-bit prescaler that effectively extends the counting range of the timer to 24 bits. The selection of one-shot or periodic mode is determined by the value written to the TnMR field of the **GPTMTnMR** register. The optional prescaler is loaded into the **GPTM Timern Prescale (GPTMTnPR)** register.

When software writes the TnEN bit in the **GPTMCTL** register, the timer begins counting down from its preloaded value. Once the 0x0000 state is reached, the timer reloads its start value from **GPTMTnILR** and **GPTMTnPR** on the next cycle. If configured to be a one-shot timer, the timer stops counting and clears the TnEN bit in the **GPTMCTL** register. If configured as a periodic timer, it continues counting.

In addition to reloading the count value, the timer generates interrupts and triggers when it reaches the 0x0000 state. The GPTM sets the TnTORIS bit in the **GPTMRIS** register, and holds it until it is cleared by writing the **GPTMICR** register. If the time-out interrupt is enabled in **GPTIMR**, the GPTM also sets the TnTOMIS bit in **GPTMISR** and generates a controller interrupt. The ADC trigger is enabled by setting the TnOTE bit in the **GPTMCTL** register.

If software reloads the **GPTMTAILR** register while the counter is running, the counter loads the new value on the next clock cycle and continues counting from the new value.

If the TnSTALL bit in the **GPTMCTL** register is set, the timer freezes counting while the processor is halted by the debugger. The timer resumes counting when the processor resumes execution.

The following example shows a variety of configurations for a 16-bit free running timer while using the prescaler. All values assume a 25-MHz clock with Tc=20 ns (clock period).

| Prescale | #Clock (T c) ^a | Max Time | Units |
|----------|---------------------------|----------|-------|
| 00000000 | 1 | 2.6214 | mS |
| 0000001 | 2 | 5.2428 | mS |
| 0000010 | 3 | 7.8642 | mS |
| | | | |
| 11111101 | 254 | 665.8458 | mS |
| 11111110 | 255 | 668.4672 | mS |
| 11111111 | 256 | 671.0886 | mS |

Table 9-2. 16-Bit Timer With Prescaler Configurations

9.2.3.2

16-Bit Input Edge Count Mode

Note: For rising-edge detection, the input signal must be High for at least two system clock periods following the rising edge. Similarly, for falling-edge detection, the input signal must be Low for at least two system clock periods following the falling edge. Based on this criteria, the maximum input frequency for edge detection is 1/4 of the system frequency.

Note: The prescaler is not available in 16-Bit Input Edge Count mode.

In Edge Count mode, the timer is configured as a down-counter capable of capturing three types of events: rising edge, falling edge, or both. To place the timer in Edge Count mode, the TnCMR bit of the GPTMTnMR register must be set to 0. The type of edge that the timer counts is determined by the TnEVENT fields of the GPTMCTL register. During initialization, the GPTM Timern Match (GPTMTnMATCHR) register is configured so that the difference between the value in the GPTMTnILR register and the GPTMTnMATCHR register equals the number of edge events that must be counted.

When software writes the TnEN bit in the **GPTM Control (GPTMCTL)** register, the timer is enabled for event capture. Each input event on the CCP pin decrements the counter by 1 until the event count matches **GPTMTnMATCHR**. When the counts match, the GPTM asserts the CnMRIS bit in the **GPTMRIS** register (and the CnMMIS bit, if the interrupt is not masked).

The counter is then reloaded using the value in **GPTMTnILR**, and stopped since the GPTM automatically clears the \mathtt{TnEN} bit in the **GPTMCTL** register. Once the event count has been reached, all further events are ignored until \mathtt{TnEN} is re-enabled by software.

Figure 9-2 on page 198 shows how input edge count mode works. In this case, the timer start value is set to **GPTMnILR** =0x000A and the match value is set to **GPTMnMATCHR** =0x0006 so that four edge events are counted. The counter is configured to detect both edges of the input signal.

a. Tc is the clock period.

Note that the last two edges are not counted since the timer automatically clears the TnEN bit after the current count matches the value in the **GPTMnMR** register.




Figure 9-2. 16-Bit Input Edge Count Mode Example

9.2.3.3 16-Bit Input Edge Time Mode

lote: For rising-edge detection, the input signal must be High for at least two system clock periods following the rising edge. Similarly, for falling edge detection, the input signal must be Low for at least two system clock periods following the falling edge. Based on this criteria, the maximum input frequency for edge detection is 1/4 of the system frequency.

Note: The prescaler is not available in 16-Bit Input Edge Time mode.

In Edge Time mode, the timer is configured as a free-running down-counter initialized to the value loaded in the **GPTMTnILR** register (or 0xFFFF at reset). This mode allows for event capture of either rising or falling edges, but not both. The timer is placed into Edge Time mode by setting the \mathtt{TnCMR} bit in the **GPTMTnMR** register, and the type of event that the timer captures is determined by the $\mathtt{TnEVENT}$ fields of the **GPTMCnTL** register.

When software writes the TnEN bit in the **GPTMCTL** register, the timer is enabled for event capture. When the selected input event is detected, the current Tn counter value is captured in the **GPTMTnR** register and is available to be read by the controller. The GPTM then asserts the CnERIS bit (and the CnEMIS bit, if the interrupt is not masked).

After an event has been captured, the timer does not stop counting. It continues to count until the \mathtt{TnEN} bit is cleared. When the timer reaches the 0x0000 state, it is reloaded with the value from the **GPTMnILR** register.

Figure 9-3 on page 199 shows how input edge timing mode works. In the diagram, it is assumed that the start value of the timer is the default value of 0xFFFF, and the timer is configured to capture rising edge events.

Each time a rising edge event is detected, the current count value is loaded into the **GPTMTnR** register, and is held there until another rising edge is detected (at which point the new count value is loaded into **GPTMTnR**).




Figure 9-3. 16-Bit Input Edge Time Mode Example

9.2.3.4 16-Bit PWM Mode

Note: The prescaler is not available in 16-Bit PWM mode.

The GPTM supports a simple PWM generation mode. In PWM mode, the timer is configured as a down-counter with a start value (and thus period) defined by **GPTMTnILR**. PWM mode is enabled with the **GPTMTnMR** register by setting the TnAMS bit to 0x1, the TnCMR bit to 0x0, and the TnMR field to 0x2.

When software writes the TnEN bit in the **GPTMCTL** register, the counter begins counting down until it reaches the 0x0000 state. On the next counter cycle, the counter reloads its start value from **GPTMTnILR** and continues counting until disabled by software clearing the TnEN bit in the **GPTMCTL** register. No interrupts or status bits are asserted in PWM mode.

The output PWM signal asserts when the counter is at the value of the **GPTMTnILR** register (its start state), and is deasserted when the counter value equals the value in the **GPTM Timern Match Register (GPTMnMATCHR)**. Software has the capability of inverting the output PWM signal by setting the TnPWML bit in the **GPTMCTL** register.

Figure 9-4 on page 200 shows how to generate an output PWM with a 1-ms period and a 66% duty cycle assuming a 50-MHz input clock and **TnPWML** =0 (duty cycle would be 33% for the **TnPWML** =1 configuration). For this example, the start value is **GPTMnIRL**=0xC350 and the match value is **GPTMnMR**=0x411A.




Figure 9-4. 16-Bit PWM Mode Example

9.3 Initialization and Configuration

To use the general-purpose timers, the peripheral clock must be enabled by setting the TIMERO, TIMER1, and TIMER2 bits in the **RCGC1** register.

This section shows module initialization and configuration examples for each of the supported timer modes.

9.3.1 32-Bit One-Shot/Periodic Timer Mode

The GPTM is configured for 32-bit One-Shot and Periodic modes by the following sequence:

- **1.** Ensure the timer is disabled (the TAEN bit in the **GPTMCTL** register is cleared) before making any changes.
- 2. Write the GPTM Configuration Register (GPTMCFG) with a value of 0x0.
- 3. Set the TAMR field in the GPTM TimerA Mode Register (GPTMTAMR):
 - **a.** Write a value of 0x1 for One-Shot mode.
 - **b.** Write a value of 0x2 for Periodic mode.
- 4. Load the start value into the GPTM TimerA Interval Load Register (GPTMTAILR).
- 5. If interrupts are required, set the TATOIM bit in the GPTM Interrupt Mask Register (GPTMIMR).
- Set the TAEN bit in the GPTMCTL register to enable the timer and start counting.

7. Poll the TATORIS bit in the GPTMRIS register or wait for the interrupt to be generated (if enabled). In both cases, the status flags are cleared by writing a 1 to the TATOCINT bit of the GPTM Interrupt Clear Register (GPTMICR).

In One-Shot mode, the timer stops counting after step 7 on page 201. To re-enable the timer, repeat the sequence. A timer configured in Periodic mode does not stop counting after it times out.

9.3.2 32-Bit Real-Time Clock (RTC) Mode

To use the RTC mode, the timer must have a 32.768-KHz input signal on an even CCP input. To enable the RTC feature, follow these steps:

- 1. Ensure the timer is disabled (the TAEN bit is cleared) before making any changes.
- 2. Write the GPTM Configuration Register (GPTMCFG) with a value of 0x1.
- 3. Write the desired match value to the GPTM TimerA Match Register (GPTMTAMATCHR).
- 4. Set/clear the RTCEN bit in the GPTM Control Register (GPTMCTL) as desired.
- If interrupts are required, set the RTCIM bit in the GPTM Interrupt Mask Register (GPTMIMR).
- 6. Set the TAEN bit in the **GPTMCTL** register to enable the timer and start counting.

When the timer count equals the value in the **GPTMTAMATCHR** register, the counter is re-loaded with 0x0000.0000 and begins counting. If an interrupt is enabled, it does not have to be cleared.

9.3.3 16-Bit One-Shot/Periodic Timer Mode

A timer is configured for 16-bit One-Shot and Periodic modes by the following sequence:

- 1. Ensure the timer is disabled (the TnEN bit is cleared) before making any changes.
- 2. Write the GPTM Configuration Register (GPTMCFG) with a value of 0x4.
- 3. Set the TnMR field in the **GPTM Timer Mode (GPTMTnMR)** register:
 - a. Write a value of 0x1 for One-Shot mode.
 - **b.** Write a value of 0x2 for Periodic mode.
- 4. If a prescaler is to be used, write the prescale value to the GPTM Timern Prescale Register (GPTMTnPR).
- Load the start value into the GPTM Timer Interval Load Register (GPTMTnILR).
- 6. If interrupts are required, set the Thtolm bit in the GPTM Interrupt Mask Register (GPTMIMR).
- 7. Set the TnEN bit in the **GPTM Control Register (GPTMCTL)** to enable the timer and start counting.
- 8. Poll the TnTORIS bit in the GPTMRIS register or wait for the interrupt to be generated (if enabled). In both cases, the status flags are cleared by writing a 1 to the TnTOCINT bit of the GPTM Interrupt Clear Register (GPTMICR).

In One-Shot mode, the timer stops counting after step 8 on page 201. To re-enable the timer, repeat the sequence. A timer configured in Periodic mode does not stop counting after it times out.

9.3.4 16-Bit Input Edge Count Mode

A timer is configured to Input Edge Count mode by the following sequence:

- 1. Ensure the timer is disabled (the THEN bit is cleared) before making any changes.
- 2. Write the **GPTM Configuration (GPTMCFG)** register with a value of 0x4.
- 3. In the GPTM Timer Mode (GPTMTnMR) register, write the TnCMR field to 0x0 and the TnMR field to 0x3.
- **4.** Configure the type of event(s) that the timer captures by writing the Tnevent field of the **GPTM Control (GPTMCTL)** register.
- 5. Load the timer start value into the GPTM Timern Interval Load (GPTMTnILR) register.
- 6. Load the desired event count into the GPTM Timern Match (GPTMTnMATCHR) register.
- 7. If interrupts are required, set the CnMIM bit in the GPTM Interrupt Mask (GPTMIMR) register.
- 8. Set the TnEN bit in the **GPTMCTL** register to enable the timer and begin waiting for edge events.
- 9. Poll the CnMRIS bit in the **GPTMRIS** register or wait for the interrupt to be generated (if enabled). In both cases, the status flags are cleared by writing a 1 to the CnMCINT bit of the **GPTM** Interrupt Clear (GPTMICR) register.

In Input Edge Count Mode, the timer stops after the desired number of edge events has been detected. To re-enable the timer, ensure that the TnEN bit is cleared and repeat step 4 on page 202 through step 9 on page 202.

9.3.5 16-Bit Input Edge Timing Mode

A timer is configured to Input Edge Timing mode by the following sequence:

- 1. Ensure the timer is disabled (the TnEN bit is cleared) before making any changes.
- 2. Write the **GPTM Configuration (GPTMCFG)** register with a value of 0x4.
- 3. In the GPTM Timer Mode (GPTMTnMR) register, write the TnCMR field to 0x1 and the TnMR field to 0x3.
- **4.** Configure the type of event that the timer captures by writing the TREVENT field of the **GPTM Control (GPTMCTL)** register.
- 5. Load the timer start value into the GPTM Timern Interval Load (GPTMTnILR) register.
- 6. If interrupts are required, set the CnEIM bit in the GPTM Interrupt Mask (GPTMIMR) register.
- 7. Set the Then bit in the **GPTM Control (GPTMCTL)** register to enable the timer and start counting.
- 8. Poll the Cners bit in the **GPTMRIS** register or wait for the interrupt to be generated (if enabled). In both cases, the status flags are cleared by writing a 1 to the Cnecint bit of the **GPTM**

Interrupt Clear (GPTMICR) register. The time at which the event happened can be obtained by reading the **GPTM Timern (GPTMTnR)** register.

In Input Edge Timing mode, the timer continues running after an edge event has been detected, but the timer interval can be changed at any time by writing the **GPTMTnILR** register. The change takes effect at the next cycle after the write.

9.3.6 16-Bit PWM Mode

A timer is configured to PWM mode using the following sequence:

- 1. Ensure the timer is disabled (the TnEN bit is cleared) before making any changes.
- **2.** Write the **GPTM Configuration (GPTMCFG)** register with a value of 0x4.
- 3. In the **GPTM Timer Mode (GPTMTnMR)** register, set the TnAMS bit to 0x1, the TnCMR bit to 0x0, and the TnMR field to 0x2.
- **4.** Configure the output state of the PWM signal (whether or not it is inverted) in the TREVENT field of the **GPTM Control (GPTMCTL)** register.
- 5. Load the timer start value into the GPTM Timern Interval Load (GPTMTnILR) register.
- 6. Load the GPTM Timern Match (GPTMTnMATCHR) register with the desired value.
- 7. Set the TnEN bit in the **GPTM Control (GPTMCTL)** register to enable the timer and begin generation of the output PWM signal.

In PWM Timing mode, the timer continues running after the PWM signal has been generated. The PWM period can be adjusted at any time by writing the **GPTMTnILR** register, and the change takes effect at the next cycle after the write.

9.4 Register Map

Table 9-3 on page 203 lists the GPTM registers. The offset listed is a hexadecimal increment to the register's address, relative to that timer's base address:

Timer0: 0x4003.0000Timer1: 0x4003.1000Timer2: 0x4003.2000

Table 9-3. Timers Register Map

| Offset | Name | Туре | Reset | Description | See page |
|--------|----------|------|-------------|---------------------------|-------------|
| 0x000 | GPTMCFG | R/W | 0x0000.0000 | GPTM Configuration | 205 |
| 0x004 | GPTMTAMR | R/W | 0x0000.0000 | GPTM TimerA Mode | 206 |
| 0x008 | GPTMTBMR | R/W | 0x0000.0000 | GPTM TimerB Mode | 208 |
| 0x00C | GPTMCTL | R/W | 0x0000.0000 | GPTM Control | 210 |
| 0x018 | GPTMIMR | R/W | 0x0000.0000 | GPTM Interrupt Mask | 213 |
| 0x01C | GPTMRIS | RO | 0x0000.0000 | GPTM Raw Interrupt Status | 215 |

Table 9-3. Timers Register Map (continued)

| Offset | Name | Type | Reset | Description | See page |
|--------|--------------|------|-------------|------------------------------|-------------|
| 0x020 | GPTMMIS | RO | 0x0000.0000 | GPTM Masked Interrupt Status | 216 |
| 0x024 | GPTMICR | W1C | 0x0000.0000 | GPTM Interrupt Clear | 217 |
| 0x028 | GPTMTAILR | R/W | 0xFFFF.FFFF | GPTM TimerA Interval Load | 219 |
| 0x02C | GPTMTBILR | R/W | 0x0000.FFFF | GPTM TimerB Interval Load | 220 |
| 0x030 | GPTMTAMATCHR | R/W | 0xFFFF.FFFF | GPTM TimerA Match | 221 |
| 0x034 | GPTMTBMATCHR | R/W | 0x0000.FFFF | GPTM TimerB Match | 222 |
| 0x038 | GPTMTAPR | R/W | 0x0000.0000 | GPTM TimerA Prescale | 223 |
| 0x03C | GPTMTBPR | R/W | 0x0000.0000 | GPTM TimerB Prescale | 224 |
| 0x040 | GPTMTAPMR | R/W | 0x0000.0000 | GPTM TimerA Prescale Match | 225 |
| 0x044 | GPTMTBPMR | R/W | 0x0000.0000 | GPTM TimerB Prescale Match | 226 |
| 0x048 | GPTMTAR | RO | 0xFFFF.FFFF | GPTM TimerA | 227 |
| 0x04C | GPTMTBR | RO | 0x0000.FFFF | GPTM TimerB | 228 |

9.5 Register Descriptions

The remainder of this section lists and describes the GPTM registers, in numerical order by address offset.


Register 1: GPTM Configuration (GPTMCFG), offset 0x000

This register configures the global operation of the GPTM module. The value written to this register determines whether the GPTM is in 32- or 16-bit mode.

GPTM Configuration (GPTMCFG)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Timer2 base: 0x4003.2000 Offset 0x000

Type R/W, reset 0x0000.0000



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|-------|---|
| 31:3 | reserved | RO | 0x00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 2:0 | GPTMCFG | R/W | 0x0 | GPTM Configuration |

The GPTMCFG values are defined as follows:

Value Description

0x0 32-bit timer configuration.

0x1 32-bit real-time clock (RTC) counter configuration.

0x2 Reserved 0x3 Reserved

0x4-0x7 16-bit timer configuration, function is controlled by bits 1:0 of **GPTMTAMR** and **GPTMTBMR**.

Register 2: GPTM TimerA Mode (GPTMTAMR), offset 0x004


This register configures the GPTM based on the configuration selected in the GPTMCFG register. When in 16-bit PWM mode, set the TAAMS bit to 0x1, the TACMR bit to 0x0, and the TAMR field to 0x2.

GPTM TimerA Mode (GPTMTAMR)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Timer2 base: 0x4003.2000

Offset 0x004

Type R/W, reset 0x0000.0000



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|-------|---|
| 31:4 | reserved | RO | 0x00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 3 | TAAMS | R/W | 0 | GPTM TimerA Alternate Mode Select |

The TAAMS values are defined as follows:

Value Description

Capture mode is enabled.

PWM mode is enabled.

To enable PWM mode, you must also clear the TACMR Note: bit and set the TAMR field to 0x2.

2 **TACMR** R/W **GPTM TimerA Capture Mode**

The TACMR values are defined as follows:

Value Description

Edge-Count mode

Edge-Time mode

| 1:0 | TAMR | R/W | 0x0 | GPTM TimerA Mode The TAMR values are defined as follows: |
|-----|------|-----|-----|--|
| | | | | Value Description 0x0 Reserved |

Reset

Description

Type

Name

Bit/Field

0x1 One-Shot Timer mode0x2 Periodic Timer mode0x3 Capture mode

The Timer mode is based on the timer configuration defined by bits 2:0 in the ${\bf GPTMCFG}$ register (16-or 32-bit).

In 16-bit timer configuration, \mathtt{TAMR} controls the 16-bit timer modes for $\mathsf{TimerA}.$

In 32-bit timer configuration, this register controls the mode and the contents of $\mbox{\bf GPTMTBMR}$ are ignored.

Register 3: GPTM TimerB Mode (GPTMTBMR), offset 0x008


This register configures the GPTM based on the configuration selected in the **GPTMCFG** register. When in 16-bit PWM mode, set the TBAMS bit to 0x1, the TBCMR bit to 0x0, and the TBMR field to 0x2.

GPTM TimerB Mode (GPTMTBMR)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Timer2 base: 0x4003.2000

Offset 0x008

Type R/W, reset 0x0000.0000



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|-------|---|
| 31:4 | reserved | RO | 0x00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 3 | TBAMS | R/W | 0 | GPTM TimerB Alternate Mode Select |

GPTM TimerB Alternate Mode Select

The TBAMS values are defined as follows:

Value Description

Capture mode is enabled.

PWM mode is enabled.

To enable PWM mode, you must also clear the TBCMR Note: bit and set the TBMR field to 0x2.

2 **TBCMR** R/W **GPTM TimerB Capture Mode**

The TBCMR values are defined as follows:

Value Description

Edge-Count mode

Edge-Time mode

| Bit/Field | Name | Туре | Reset | Description |
|-----------|------|------|-------|------------------|
| 1:0 | TBMR | R/W | 0x0 | GPTM TimerB Mode |

The TBMR values are defined as follows:

Value Description

0x0 Reserved

0x1 One-Shot Timer mode

0x2 Periodic Timer mode

0x3 Capture mode

The timer mode is based on the timer configuration defined by bits 2:0 in the **GPTMCFG** register.

In 16-bit timer configuration, these bits control the 16-bit timer modes for $\mathsf{TimerB}.$

In 32-bit timer configuration, this register's contents are ignored and $\mbox{\bf GPTMTAMR}$ is used.


Register 4: GPTM Control (GPTMCTL), offset 0x00C

This register is used alongside the **GPTMCFG** and **GMTMTnMR** registers to fine-tune the timer configuration, and to enable other features such as timer stall and the output trigger. The output trigger can be used to initiate transfers on the ADC module.

GPTM Control (GPTMCTL)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Timer2 base: 0x4003.2000

Offset 0x00C



preserved across a read-modify-write operation.

| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|-------|---|
| 11:10 | TBEVENT | R/W | 0x0 | GPTM TimerB Event Mode |
| | | | | The TBEVENT values are defined as follows: |
| | | | | Value Description |
| | | | | 0x0 Positive edge |
| | | | | 0x1 Negative edge |
| | | | | 0x2 Reserved |
| | | | | 0x3 Both edges |
| 9 | TBSTALL | R/W | 0 | GPTM Timer B Stall Enable |
| | | | | The TBSTALL values are defined as follows: |
| | | | | Value Description |
| | | | | Timer B continues counting while the processor is halted by the debugger. |
| | | | | 1 Timer B freezes counting while the processor is halted by the debugger. |
| | | | | If the processor is executing normally, the ${\tt TBSTALL}$ bit is ignored. |
| 8 | TBEN | R/W | 0 | GPTM TimerB Enable |
| | | | | The TBEN values are defined as follows: |
| | | | | Value Description |
| | | | | 0 TimerB is disabled. |
| | | | | 1 TimerB is enabled and begins counting or the capture logic is enabled based on the GPTMCFG register. |
| 7 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 6 | TAPWML | R/W | 0 | GPTM TimerA PWM Output Level |
| | | | | The TAPWML values are defined as follows: |
| | | | | Value Description |
| | | | | Output is unaffected. |
| | | | | 1 Output is inverted. |
| 5 | TAOTE | R/W | 0 | GPTM TimerA Output Trigger Enable |
| | | | | The TAOTE values are defined as follows: |
| | | | | Value Description |
| | | | | Value Description 0 The output TimerA ADC trigger is disabled. |
| | | | | The output TimerA ADC trigger is disabled. The output TimerA ADC trigger is enabled. |
| | | | | In addition, the ADC must be enabled and the timer selected as a trigger source with the EMn bit in the ADCEMUX register (see page 268). |

April 04, 2010 211

| Bit/Field | Name | Туре | Reset | Description |
|-----------|---------|------|-------|---|
| 4 | RTCEN | R/W | 0 | GPTM RTC Enable |
| | | | | The RTCEN values are defined as follows: |
| | | | | Value Description |
| | | | | 0 RTC counting is disabled. |
| | | | | 1 RTC counting is enabled. |
| 3:2 | TAEVENT | R/W | 0x0 | GPTM TimerA Event Mode |
| | | | | The TAEVENT values are defined as follows: |
| | | | | Value Description |
| | | | | 0x0 Positive edge |
| | | | | 0x1 Negative edge |
| | | | | 0x2 Reserved |
| | | | | 0x3 Both edges |
| 1 | TASTALL | R/W | 0 | GPTM Timer A Stall Enable |
| | | | | The TASTALL values are defined as follows: |
| | | | | Value Description |
| | | | | Timer A continues counting while the processor is halted by the debugger. |
| | | | | Timer A freezes counting while the processor is halted by the debugger. |
| | | | | If the processor is executing normally, the ${\tt TASTALL}$ bit is ignored. |
| 0 | TAEN | R/W | 0 | GPTM TimerA Enable |
| | | | | The TAEN values are defined as follows: |
| | | | | Value Description |
| | | | | 0 TimerA is disabled. |

- TimerA is enabled and begins counting or the capture logic is enabled based on the **GPTMCFG** register.

Register 5: GPTM Interrupt Mask (GPTMIMR), offset 0x018

This register allows software to enable/disable GPTM controller-level interrupts. Writing a 1 enables the interrupt, while writing a 0 disables it.

GPTM Interrupt Mask (GPTMIMR)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Timer2 base: 0x4003.2000 Offset 0x018

Type R/W, reset 0x0000.0000

30

TBTOIM

reserved

7:4

R/W

RO

0

| l | | | | | | reserved | | | | | | | | | | |
|-------|----------|----|-------------|-----|-----|----------|--------|--------|--|-----------|------------|-------------|-----------|-----------|-----------|--------|
| Type | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| _ | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | | 1 | reserved | | | CBEIM | СВМІМ | ТВТОІМ | ' | rese | rved | ' | RTCIM | CAEIM | CAMIM | TATOIM |
| Туре | RO | RO | RO | RO | RO | R/W | R/W | R/W | RO | RO | RO | RO | R/W | R/W | R/W | R/W |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| | | | | | | | | | | | | | | | | |
| В | it/Field | | Nam | ne | Ту | ne | Reset | Des | cription | | | | | | | |
| | nor icia | | · · · · · · | | . , | pc | 110001 | D00 | onpuon | | | | | | | |
| | 31:11 | | reserv | /ed | R | 0 | 0x00 | Soft | ware sho | uld not | rely on t | he value | of a res | erved bit | . To prov | /ide |
| | | | | | | | | | patibility | | • | | | | • | |
| | | | | | | | | pres | erved ac | ross a r | ead-mod | dify-write | operation | n. | | |
| | | | | | | | | | | | | | | | | |
| | 10 | | CBEI | IM | R/ | W | 0 | GPT | M Captu | reB Eve | ent Interr | upt Masl | k | | | |
| | | | | | | | | The | The CBEIM values are defined as follows: | | | | | | | |
| | | | | | | | | | | | | | | | | |
| | | | | | | | | Valu | ue Desci | ription | | | | | | |
| | | | | | | | | 0 | Interr | upt is di | sabled. | | | | | |
| | | | | | | | | | | • | | | | | | |
| | | | | | | | | 1 | interr | upt is er | iabled. | | | | | |
| | | | | | | | | | | | | | | | | |
| | 9 | | CBM | IM | R/ | W | 0 | GPT | M Captu | reB Mat | tch Inter | rupt Mas | k | | | |
| | | | | | | | | The | СВМІМ V | alues ar | e define | ed as follo | ows. | | | |
| | | | | | | | | | 3211111 V | ui | 2 40 | - 40 TOIN | | | | |
| | | | | | | | | Valu | ue Desci | ription | | | | | | |
| | | | | | | | | 0 | Intern | upt is di | sabled | | | | | |
| | | | | | | | | | | • | | | | | | |
| | | | | | | | | 1 | Interr | upt is er | nabled. | | | | | |
| | | | | | | | | | | | | | | | | |

GPTM TimerB Time-Out Interrupt Mask
The TBTOIM values are defined as follows:

Interrupt is disabled.
Interrupt is enabled.

preserved across a read-modify-write operation.

Software should not rely on the value of a reserved bit. To provide

compatibility with future products, the value of a reserved bit should be

Value Description

| Bit/Field | Name | Туре | Reset | Description |
|-----------|--------|------|-------|---|
| 3 | RTCIM | R/W | 0 | GPTM RTC Interrupt Mask The RTCIM values are defined as follows: Value Description 0 Interrupt is disabled. 1 Interrupt is enabled. |
| 2 | CAEIM | R/W | 0 | GPTM CaptureA Event Interrupt Mask The CAEIM values are defined as follows: Value Description 0 Interrupt is disabled. 1 Interrupt is enabled. |
| 1 | CAMIM | R/W | 0 | GPTM CaptureA Match Interrupt Mask The CAMIM values are defined as follows: Value Description 0 Interrupt is disabled. 1 Interrupt is enabled. |
| 0 | TATOIM | R/W | 0 | GPTM TimerA Time-Out Interrupt Mask The TATOIM values are defined as follows: Value Description 0 Interrupt is disabled. 1 Interrupt is enabled. |

Register 6: GPTM Raw Interrupt Status (GPTMRIS), offset 0x01C


This register shows the state of the GPTM's internal interrupt signal. These bits are set whether or not the interrupt is masked in the **GPTMIMR** register. Each bit can be cleared by writing a 1 to its corresponding bit in **GPTMICR**.

GPTM Raw Interrupt Status (GPTMRIS)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Timer2 base: 0x4003.2000

Offset 0x01C

Type RO, reset 0x0000.0000



Register 7: GPTM Masked Interrupt Status (GPTMMIS), offset 0x020


This register show the state of the GPTM's controller-level interrupt. If an interrupt is unmasked in **GPTMIMR**, and there is an event that causes the interrupt to be asserted, the corresponding bit is set in this register. All bits are cleared by writing a 1 to the corresponding bit in **GPTMICR**.

GPTM Masked Interrupt Status (GPTMMIS)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Timer2 base: 0x4003.2000

Offset 0x020

Type RO, reset 0x0000.0000



Register 8: GPTM Interrupt Clear (GPTMICR), offset 0x024

This register is used to clear the status bits in the GPTMRIS and GPTMMIS registers. Writing a 1 to a bit clears the corresponding bit in the **GPTMRIS** and **GPTMMIS** registers.

GPTM Interrupt Clear (GPTMICR)

Timer0 base: 0x4003.0000
Timer1 base: 0x4003.1000
Timer2 base: 0x4003.2000
Offset 0x024
Type W1C, reset 0x0000.0000

| | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
|---------------|-----------|------------------|----------|---------|---------|----------------|---------|--|-------------------------------------|------------------------|-----------|-----------|--------------------------|----------|-----------|----------|
| | | | 1 | | | | ' | rese | rved | • | | • | | ' | | |
| Type Reset | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 |
| Neset | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | 15 | , , , | reserved | 12 | '' | CBECINT | CBMCINT | TBTOCINT | , | I | erved | | RTCCINT | CAECINT | CAMCINT | |
| Type | RO | RO | RO | RO | RO | W1C | W1C | W1C | RO | RO | RO | RO | W1C | W1C | W1C | W1C |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| _ | Bit/Field | | Nam | 20 | Tv | pe | Reset | Doc | cription | | | | | | | |
| | olul lelu | | Name | | ıy | ρ c | Neset | Des | Cription | | | | | | | |
| | 31:11 | | reserv | ved . | R | 0 | 0x00 | | | | | | e of a res e value of | | | |
| | | | | | | | | | | | | | e operation | | CG DIL SI | louid be |
| | 10 | | CBECINT | | | 1C | 0 | GP1 | GPTM CaptureB Event Interrupt Clear | | | | | | | |
| | | | | | | | | The CBECINT values are defined as follows: | | | | | | | | |
| | | | | | | | | | | | | | | | | |
| | | | | | | | | Vali 0 | ue Des | | io unoff | actod | | | | |
| | | | | | | | | 1 | | interrupt interrupt | | | | | | |
| | | | | | | | | | THE | interrupt | is cicare | Ju. | | | | |
| | 9 | | СВМС | INT | W | 1C | 0 | GP1 | M Capt | ureB Ma | tch Inter | rupt Cle | ar | | | |
| | | | | | | | | The CBMCINT values are defined as follows: | | | | | | | | |
| | | | | | | | | Val | ue Desc | crintion | | | | | | |
| | | | | | | | | 0 | | interrupt | is unaffe | ected | | | | |
| | | | | | | | | 1 | | interrupt | | | | | | |
| | | | | | | | | | | | | | | | | |
| | 8 | | ТВТОО | CINT | W | 1C | 0 | GP1 | M Time | rB Time- | Out Inte | rrupt Cl | ear | | | |
| | | | | | | | | The | TBTOC | INT valu | es are de | efined a | s follows: | | | |
| | | | | | | | | Val | ue Desc | rintion | | | | | | |
| | | | | | | | | 0 | | interrupt | is unaffe | ected. | | | | |
| | | | | | | | | 1 | | interrupt | | | | | | |
| | | | | | | | | | | | | | | | | |
| | 7:4 | | reserv | ved | R | 0 | 0x0 | | | | | | e of a res | | | |
| | | | | | | | | com | patibility | with fut | ure prod | ucts, the | e value of | a reserv | ed bit sl | nould be |

preserved across a read-modify-write operation.

| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|-------|---|
| 3 | RTCCINT | W1C | 0 | GPTM RTC Interrupt Clear The RTCCINT values are defined as follows: Value Description 0 The interrupt is unaffected. |
| 2 | CAECINT | W1C | 0 | 1 The interrupt is cleared. GPTM CaptureA Event Interrupt Clear The CAECINT values are defined as follows: Value Description 0 The interrupt is unaffected. 1 The interrupt is cleared. |
| 1 | CAMCINT | W1C | 0 | GPTM CaptureA Match Raw Interrupt This is the CaptureA match interrupt status after masking. |
| 0 | TATOCINT | W1C | 0 | GPTM TimerA Time-Out Raw Interrupt The TATOCINT values are defined as follows: Value Description 0 The interrupt is unaffected. |

1 The interrupt is cleared.

Register 9: GPTM TimerA Interval Load (GPTMTAILR), offset 0x028

This register is used to load the starting count value into the timer. When GPTM is configured to one of the 32-bit modes, **GPTMTAILR** appears as a 32-bit register (the upper 16-bits correspond to the contents of the **GPTM TimerB Interval Load (GPTMTBILR)** register). In 16-bit mode, the upper 16 bits of this register read as 0s and have no effect on the state of **GPTMTBILR**.

GPTM TimerA Interval Load (GPTMTAILR)

Name

Type


Reset

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Timer2 base: 0x4003.2000

Offset 0x028

Bit/Field

Type R/W, reset 0xFFF.FFF



| | | 71- | | The second secon |
|-------|--------|-----|--------|--|
| 31:16 | TAILRH | R/W | 0xFFFF | GPTM TimerA Interval Load Register High |
| | | | | When configured for 32-bit mode via the GPTMCFG register, the GPTM TimerB Interval Load (GPTMTBILR) register loads this value on a write. A read returns the current value of GPTMTBILR . |
| | | | | In 16-bit mode, this field reads as 0 and does not have an effect on the state of $\ensuremath{\mathbf{GPTMTBILR}}.$ |
| 15:0 | TAILRL | R/W | 0xFFFF | GPTM TimerA Interval Load Register Low |

Description

For both 16- and 32-bit modes, writing this field loads the counter for TimerA. A read returns the current value of **GPTMTAILR**.


Register 10: GPTM TimerB Interval Load (GPTMTBILR), offset 0x02C

This register is used to load the starting count value into TimerB. When the GPTM is configured to a 32-bit mode, **GPTMTBILR** returns the current value of TimerB and ignores writes.

GPTM TimerB Interval Load (GPTMTBILR)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Timer2 base: 0x4003.2000 Offset 0x02C

Type R/W, reset 0x0000.FFFF



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|--------|---|
| 31:16 | reserved | RO | 0x0000 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 15:0 | TBILRL | R/W | 0xFFFF | GPTM TimerB Interval Load Register |

When the GPTM is not configured as a 32-bit timer, a write to this field updates **GPTMTBILR**. In 32-bit mode, writes are ignored, and reads return the current value of **GPTMTBILR**.

Register 11: GPTM TimerA Match (GPTMTAMATCHR), offset 0x030

This register is used in 32-bit Real-Time Clock mode and 16-bit PWM and Input Edge Count modes.

GPTM TimerA Match (GPTMTAMATCHR)


Name

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Timer2 base: 0x4003.2000

Offset 0x030

Bit/Field

Type R/W, reset 0xFFFF.FFF



Description

Type 31:16 **TAMRH** R/W 0xFFFF **GPTM TimerA Match Register High**

Reset

When configured for 32-bit Real-Time Clock (RTC) mode via the **GPTMCFG** register, this value is compared to the upper half of **GPTMTAR**, to determine match events.

In 16-bit mode, this field reads as 0 and does not have an effect on the state of **GPTMTBMATCHR**.

15:0 **TAMRL** R/W 0xFFFF **GPTM TimerA Match Register Low**

> When configured for 32-bit Real-Time Clock (RTC) mode via the **GPTMCFG** register, this value is compared to the lower half of **GPTMTAR**, to determine match events.

When configured for PWM mode, this value along with GPTMTAILR, determines the duty cycle of the output PWM signal.

When configured for Edge Count mode, this value along with GPTMTAILR, determines how many edge events are counted. The total number of edge events counted is equal to the value in GPTMTAILR minus this value.

Register 12: GPTM TimerB Match (GPTMTBMATCHR), offset 0x034

This register is used in 16-bit PWM and Input Edge Count modes.

GPTM TimerB Match (GPTMTBMATCHR)

TBMRL


R/W

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Timer2 base: 0x4003.2000

Offset 0x034

15:0

Type R/W, reset 0x0000.FFFF



0xFFFF GPTM TimerB Match Register Low

preserved across a read-modify-write operation.

When configured for PWM mode, this value along with **GPTMTBILR**, determines the duty cycle of the output PWM signal.

compatibility with future products, the value of a reserved bit should be

When configured for Edge Count mode, this value along with **GPTMTBILR**, determines how many edge events are counted. The total number of edge events counted is equal to the value in **GPTMTBILR** minus this value.


Register 13: GPTM TimerA Prescale (GPTMTAPR), offset 0x038

This register allows software to extend the range of the 16-bit timers when operating in one-shot or periodic mode.

GPTM TimerA Prescale (GPTMTAPR)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Timer2 base: 0x4003.2000 Offset 0x038

Type R/W, reset 0x0000.0000



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|-------|---|
| 31:8 | reserved | RO | 0x00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 7:0 | TAPSR | R/W | 0x00 | GPTM TimerA Prescale |

The register loads this value on a write. A read returns the current value of the register.

Refer to Table 9-2 on page 197 for more details and an example.


Register 14: GPTM TimerB Prescale (GPTMTBPR), offset 0x03C

This register allows software to extend the range of the 16-bit timers when operating in one-shot or periodic mode.

GPTM TimerB Prescale (GPTMTBPR)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Timer2 base: 0x4003.2000 Offset 0x03C

Type R/W, reset 0x0000.0000



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|-------|---|
| 31:8 | reserved | RO | 0x00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 7:0 | TBPSR | R/W | 0x00 | GPTM TimerB Prescale |

The register loads this value on a write. A read returns the current value of this register.

Refer to Table 9-2 on page 197 for more details and an example.

Register 15: GPTM TimerA Prescale Match (GPTMTAPMR), offset 0x040


This register effectively extends the range of GPTMTAMATCHR to 24 bits when operating in 16-bit one-shot or periodic mode.

GPTM TimerA Prescale Match (GPTMTAPMR)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Timer2 base: 0x4003.2000

Offset 0x040

Type R/W, reset 0x0000.0000



| 31:8 reserved | RO | 0x00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
|---------------|----|------|---|
|---------------|----|------|---|

7:0 **TAPSMR** R/W 0x00 **GPTM TimerA Prescale Match**

> This value is used alongside **GPTMTAMATCHR** to detect timer match events while using a prescaler.

Register 16: GPTM TimerB Prescale Match (GPTMTBPMR), offset 0x044


This register effectively extends the range of GPTMTBMATCHR to 24 bits when operating in 16-bit one-shot or periodic mode.

GPTM TimerB Prescale Match (GPTMTBPMR)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Timer2 base: 0x4003.2000

Offset 0x044

Type R/W, reset 0x0000.0000



compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. **GPTM TimerB Prescale Match**

7:0 **TBPSMR** R/W 0x00


> This value is used alongside **GPTMTBMATCHR** to detect timer match events while using a prescaler.

Register 17: GPTM TimerA (GPTMTAR), offset 0x048

This register shows the current value of the TimerA counter in all cases except for Input Edge Count mode. When in this mode, this register contains the time at which the last edge event took place.

GPTM TimerA (GPTMTAR)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Timer2 base: 0x4003.2000 Offset 0x048



| Bit/Field | Name | Type | Reset | Description |
|-----------|------|------|--------|---|
| 31:16 | TARH | RO | 0xFFFF | GPTM TimerA Register High |
| | | | | If the GPTMCFG is in a 32-bit mode, TimerB value is read. If the GPTMCFG is in a 16-bit mode, this is read as zero. |
| 15:0 | TARL | RO | 0xFFFF | GPTM TimerA Register Low |


A read returns the current value of the **GPTM TimerA Count Register**, except in Input Edge Count mode, when it returns the timestamp from the last edge event.


Register 18: GPTM TimerB (GPTMTBR), offset 0x04C

This register shows the current value of the TimerB counter in all cases except for Input Edge Count mode. When in this mode, this register contains the time at which the last edge event took place.

GPTM TimerB (GPTMTBR)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Timer2 base: 0x4003.2000 Offset 0x04C Type RO, reset 0x0000.FFFF





| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|--------|---|
| 31:16 | reserved | RO | 0x0000 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 15:0 | TBRL | RO | 0xFFFF | GPTM TimerB |

A read returns the current value of the GPTM TimerB Count Register, except in Input Edge Count mode, when it returns the timestamp from the last edge event.

10 Watchdog Timer

A watchdog timer can generate nonmaskable interrupts (NMIs) or a reset when a time-out value is reached. The watchdog timer is used to regain control when a system has failed due to a software error or due to the failure of an external device to respond in the expected way.


The Stellaris® Watchdog Timer module has the following features:

- 32-bit down counter with a programmable load register
- Separate watchdog clock with an enable
- Programmable interrupt generation logic with interrupt masking
- Lock register protection from runaway software
- Reset generation logic with an enable/disable
- User-enabled stalling when the controller asserts the CPU Halt flag during debug

The Watchdog Timer can be configured to generate an interrupt to the controller on its first time-out, and to generate a reset signal on its second time-out. Once the Watchdog Timer has been configured, the lock register can be written to prevent the timer configuration from being inadvertently altered.

10.1 Block Diagram

Figure 10-1. WDT Module Block Diagram



10.2 Functional Description

The Watchdog Timer module generates the first time-out signal when the 32-bit counter reaches the zero state after being enabled; enabling the counter also enables the watchdog timer interrupt. After the first time-out event, the 32-bit counter is re-loaded with the value of the **Watchdog Timer Load (WDTLOAD)** register, and the timer resumes counting down from that value. Once the Watchdog Timer has been configured, the **Watchdog Timer Lock (WDTLOCK)** register is written, which prevents the timer configuration from being inadvertently altered by software.

If the timer counts down to its zero state again before the first time-out interrupt is cleared, and the reset signal has been enabled (via the WatchdogResetEnable function), the Watchdog timer asserts its reset signal to the system. If the interrupt is cleared before the 32-bit counter reaches its second time-out, the 32-bit counter is loaded with the value in the **WDTLOAD** register, and counting resumes from that value.

If **WDTLOAD** is written with a new value while the Watchdog Timer counter is counting, then the counter is loaded with the new value and continues counting.

Writing to **WDTLOAD** does not clear an active interrupt. An interrupt must be specifically cleared by writing to the **Watchdog Interrupt Clear (WDTICR)** register.

The Watchdog module interrupt and reset generation can be enabled or disabled as required. When the interrupt is re-enabled, the 32-bit counter is preloaded with the load register value and not its last state.

10.3 Initialization and Configuration

To use the WDT, its peripheral clock must be enabled by setting the WDT bit in the **RCGC0** register. The Watchdog Timer is configured using the following sequence:

- 1. Load the WDTLOAD register with the desired timer load value.
- 2. If the Watchdog is configured to trigger system resets, set the RESEN bit in the WDTCTL register.
- 3. Set the INTEN bit in the WDTCTL register to enable the Watchdog and lock the control register.

If software requires that all of the watchdog registers are locked, the Watchdog Timer module can be fully locked by writing any value to the **WDTLOCK** register. To unlock the Watchdog Timer, write a value of 0x1ACC.E551.

10.4 Register Map

Table 10-1 on page 231 lists the Watchdog registers. The offset listed is a hexadecimal increment to the register's address, relative to the Watchdog Timer base address of 0x4000.0000.

Table 10-1. Watchdog Timer Register Map

| Offset | Name | Туре | Reset | Description | See page |
|--------|--------------|------|-------------|--------------------------------------|-------------|
| 0x000 | WDTLOAD | R/W | 0xFFFF.FFFF | Watchdog Load | 233 |
| 0x004 | WDTVALUE | RO | 0xFFFF.FFFF | Watchdog Value | 234 |
| 0x008 | WDTCTL | R/W | 0x0000.0000 | Watchdog Control | 235 |
| 0x00C | WDTICR | WO | - | Watchdog Interrupt Clear | 236 |
| 0x010 | WDTRIS | RO | 0x0000.0000 | Watchdog Raw Interrupt Status | 237 |
| 0x014 | WDTMIS | RO | 0x0000.0000 | Watchdog Masked Interrupt Status | 238 |
| 0x418 | WDTTEST | R/W | 0x0000.0000 | Watchdog Test | 239 |
| 0xC00 | WDTLOCK | R/W | 0x0000.0000 | Watchdog Lock | 240 |
| 0xFD0 | WDTPeriphID4 | RO | 0x0000.0000 | Watchdog Peripheral Identification 4 | 241 |
| 0xFD4 | WDTPeriphID5 | RO | 0x0000.0000 | Watchdog Peripheral Identification 5 | 242 |
| 0xFD8 | WDTPeriphID6 | RO | 0x0000.0000 | Watchdog Peripheral Identification 6 | 243 |
| 0xFDC | WDTPeriphID7 | RO | 0x0000.0000 | Watchdog Peripheral Identification 7 | 244 |
| 0xFE0 | WDTPeriphID0 | RO | 0x0000.0005 | Watchdog Peripheral Identification 0 | 245 |
| 0xFE4 | WDTPeriphID1 | RO | 0x0000.0018 | Watchdog Peripheral Identification 1 | 246 |
| 0xFE8 | WDTPeriphID2 | RO | 0x0000.0018 | Watchdog Peripheral Identification 2 | 247 |

Table 10-1. Watchdog Timer Register Map (continued)

| Offset | Name | Type | Reset | Description | See page |
|--------|--------------|------|-------------|--------------------------------------|-------------|
| 0xFEC | WDTPeriphID3 | RO | 0x0000.0001 | Watchdog Peripheral Identification 3 | 248 |
| 0xFF0 | WDTPCellID0 | RO | 0x0000.000D | Watchdog PrimeCell Identification 0 | 249 |
| 0xFF4 | WDTPCellID1 | RO | 0x0000.00F0 | Watchdog PrimeCell Identification 1 | 250 |
| 0xFF8 | WDTPCellID2 | RO | 0x0000.0005 | Watchdog PrimeCell Identification 2 | 251 |
| 0xFFC | WDTPCellID3 | RO | 0x0000.00B1 | Watchdog PrimeCell Identification 3 | 252 |

10.5 Register Descriptions

The remainder of this section lists and describes the WDT registers, in numerical order by address offset.


Register 1: Watchdog Load (WDTLOAD), offset 0x000

This register is the 32-bit interval value used by the 32-bit counter. When this register is written, the value is immediately loaded and the counter restarts counting down from the new value. If the **WDTLOAD** register is loaded with 0x0000.0000, an interrupt is immediately generated.

Watchdog Load (WDTLOAD)

Base 0x4000.0000

Offset 0x000 Type R/W, reset 0xFFFF.FFF



Bit/Field Name Type Reset Description

31:0 WDTLoad R/W 0xFFF.FFFF Watchdog Load Value


Register 2: Watchdog Value (WDTVALUE), offset 0x004

This register contains the current count value of the timer.

Watchdog Value (WDTVALUE)

Base 0x4000.0000 Offset 0x004

Type RO, reset 0xFFFF.FFFF



Bit/Field Name Type Reset Description

31:0 WDTValue RO 0xFFF.FFFF Watchdog Value

Current value of the 32-bit down counter.

Register 3: Watchdog Control (WDTCTL), offset 0x008


This register is the watchdog control register. The watchdog timer can be configured to generate a reset signal (on second time-out) or an interrupt on time-out.

When the watchdog interrupt has been enabled, all subsequent writes to the control register are ignored. The only mechanism that can re-enable writes is a hardware reset.

Watchdog Control (WDTCTL)

Base 0x4000.0000 Offset 0x008

Type R/W, reset 0x0000.0000



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|-------|---|
| 31:2 | reserved | RO | 0x00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 1 | RESEN | R/W | 0 | Watchdog Reset Enable The RESEN values are defined as follows: Value Description 0 Disabled. 1 Enable the Watchdog module reset output. |
| 0 | INTEN | R/W | 0 | Watchdog Interrupt Enable |

Value Description

The INTEN values are defined as follows:


- Interrupt event disabled (once this bit is set, it can only be cleared by a hardware reset).
- Interrupt event enabled. Once enabled, all writes are ignored.

Register 4: Watchdog Interrupt Clear (WDTICR), offset 0x00C

This register is the interrupt clear register. A write of any value to this register clears the Watchdog interrupt and reloads the 32-bit counter from the **WDTLOAD** register. Value for a read or reset is indeterminate.

Watchdog Interrupt Clear (WDTICR)

Base 0x4000.0000 Offset 0x00C Type WO, reset -




| Bit/Field | Name | Type | Reset | Description |
|-----------|-----------|------|-------|--------------------------|
| 31:0 | WDTIntClr | WO | - | Watchdog Interrupt Clear |

Register 5: Watchdog Raw Interrupt Status (WDTRIS), offset 0x010

This register is the raw interrupt status register. Watchdog interrupt events can be monitored via this register if the controller interrupt is masked.

Watchdog Raw Interrupt Status (WDTRIS)

Base 0x4000.0000 Offset 0x010 Type RO, reset 0x0000.0000



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|-------|---|
| 31:1 | reserved | RO | 0x00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 0 | WDTRIS | RO | 0 | Watchdog Raw Interrupt Status |


Gives the raw interrupt state (prior to masking) of WDTINTR.

Register 6: Watchdog Masked Interrupt Status (WDTMIS), offset 0x014

This register is the masked interrupt status register. The value of this register is the logical AND of the raw interrupt bit and the Watchdog interrupt enable bit.

Watchdog Masked Interrupt Status (WDTMIS)

Base 0x4000.0000 Offset 0x014 Type RO, reset 0x0000.0000



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|-------|---|
| 31:1 | reserved | RO | 0x00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 0 | WDTMIS | RO | 0 | Watchdog Masked Interrupt Status |


Gives the masked interrupt state (after masking) of the WDTINTR interrupt.

Register 7: Watchdog Test (WDTTEST), offset 0x418

This register provides user-enabled stalling when the microcontroller asserts the CPU halt flag during debug.

Watchdog Test (WDTTEST)

Base 0x4000.0000 Offset 0x418 Type R/W, reset 0x0000.0000



| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|-------|--|
| 31:9 | reserved | RO | 0x00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 8 | STALL | R/W | 0 | Watchdog Stall Enable When set to 1, if the Stellaris® microcontroller is stopped with a debugger, the watchdog timer stops counting. Once the microcontroller is restarted, the watchdog timer resumes counting. |
| 7:0 | reserved | RO | 0x00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |


Register 8: Watchdog Lock (WDTLOCK), offset 0xC00

Writing 0x1ACC.E551 to the **WDTLOCK** register enables write access to all other registers. Writing any other value to the **WDTLOCK** register re-enables the locked state for register writes to all the other registers. Reading the **WDTLOCK** register returns the lock status rather than the 32-bit value written. Therefore, when write accesses are disabled, reading the **WDTLOCK** register returns 0x0000.0001 (when locked; otherwise, the returned value is 0x0000.0000 (unlocked)).

Watchdog Lock (WDTLOCK)

Base 0x4000.0000 Offset 0xC00

Type R/W, reset 0x0000.0000



A write of the value 0x1ACC.E551 unlocks the watchdog registers for write access. A write of any other value reapplies the lock, preventing any register updates.

A read of this register returns the following values:


Value Description
0x0000.0001 Locked
0x0000.0000 Unlocked

Register 9: Watchdog Peripheral Identification 4 (WDTPeriphID4), offset 0xFD0

The WDTPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

Watchdog Peripheral Identification 4 (WDTPeriphID4)

Base 0x4000.0000 Offset 0xFD0 Type RO, reset 0x0000.0000



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|-------|---|
| 31:8 | reserved | RO | 0x00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 7:0 | PID4 | RO | 0x00 | WDT Peripheral ID Register[7:0] |


Register 10: Watchdog Peripheral Identification 5 (WDTPeriphID5), offset 0xFD4

The WDTPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

Watchdog Peripheral Identification 5 (WDTPeriphID5)

Base 0x4000.0000

Offset 0xFD4
Type RO, reset 0x0000.0000




| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|-------|---|
| 31:8 | reserved | RO | 0x00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 7:0 | PID5 | RO | 0x00 | WDT Peripheral ID Register[15:8] |

Register 11: Watchdog Peripheral Identification 6 (WDTPeriphID6), offset 0xFD8

The WDTPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

Watchdog Peripheral Identification 6 (WDTPeriphID6)

Base 0x4000.0000



Register 12: Watchdog Peripheral Identification 7 (WDTPeriphID7), offset 0xFDC

The WDTPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

WDT Peripheral ID Register[31:24]

Watchdog Peripheral Identification 7 (WDTPeriphID7)

PID7


RO

0x00

Base 0x4000.0000

7:0

Offset 0xFDC Type RO, reset 0x0000.0000




Register 13: Watchdog Peripheral Identification 0 (WDTPeriphID0), offset 0xFE0

The WDTPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

Watchdog Peripheral Identification 0 (WDTPeriphID0)

Base 0x4000.0000




Register 14: Watchdog Peripheral Identification 1 (WDTPeriphID1), offset 0xFE4

The WDTPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

Watchdog Peripheral Identification 1 (WDTPeriphID1)

Base 0x4000.0000

Offset 0xFE4
Type RO, reset 0x0000.0018




| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|-------|---|
| 31:8 | reserved | RO | 0x00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 7:0 | PID1 | RO | 0x18 | Watchdog Peripheral ID Register[15:8] |

Register 15: Watchdog Peripheral Identification 2 (WDTPeriphID2), offset 0xFE8

The WDTPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

Watchdog Peripheral Identification 2 (WDTPeriphID2)

Base 0x4000.0000



Register 16: Watchdog Peripheral Identification 3 (WDTPeriphID3), offset 0xFEC

The WDTPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

Watchdog Peripheral ID Register[31:24]

Watchdog Peripheral Identification 3 (WDTPeriphID3)

PID3


RO

0x01

Base 0x4000.0000

7:0

Offset 0xFEC Type RO, reset 0x0000.0001




Register 17: Watchdog PrimeCell Identification 0 (WDTPCellID0), offset 0xFF0

The WDTPCellIDn registers are hard-coded and the fields within the register determine the reset value.

Watchdog PrimeCell Identification 0 (WDTPCellID0)

Base 0x4000.0000 Offset 0xFF0 Type RO, reset 0x0000.000D




| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|-------|---|
| 31:8 | reserved | RO | 0x00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 7:0 | CID0 | RO | 0x0D | Watchdog PrimeCell ID Register[7:0] |

Register 18: Watchdog PrimeCell Identification 1 (WDTPCellID1), offset 0xFF4

The WDTPCellIDn registers are hard-coded and the fields within the register determine the reset value.

Watchdog PrimeCell Identification 1 (WDTPCellID1)

Base 0x4000.0000 Offset 0xFF4 Type RO, reset 0x0000.00F0




| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|-------|---|
| 31:8 | reserved | RO | 0x00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 7:0 | CID1 | RO | 0xF0 | Watchdog PrimeCell ID Register[15:8] |

Register 19: Watchdog PrimeCell Identification 2 (WDTPCellID2), offset 0xFF8

The WDTPCellIDn registers are hard-coded and the fields within the register determine the reset value.

Watchdog PrimeCell Identification 2 (WDTPCellID2)

Base 0x4000.0000 Offset 0xFF8 Type RO, reset 0x0000.0005




| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|-------|---|
| 31:8 | reserved | RO | 0x00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 7:0 | CID2 | RO | 0x05 | Watchdog PrimeCell ID Register[23:16] |

Register 20: Watchdog PrimeCell Identification 3 (WDTPCellID3), offset 0xFFC

The WDTPCellIDn registers are hard-coded and the fields within the register determine the reset value.

Watchdog PrimeCell Identification 3 (WDTPCellID3)

Base 0x4000.0000 Offset 0xFFC Type RO, reset 0x0000.00B1



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|-------|---|
| 31:8 | reserved | RO | 0x00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 7:0 | CID3 | RO | 0xB1 | Watchdog PrimeCell ID Register[31:24] |

11 Analog-to-Digital Converter (ADC)

An analog-to-digital converter (ADC) is a peripheral that converts a continuous analog voltage to a discrete digital number.

The Stellaris[®] ADC module features 10-bit conversion resolution and supports three input channels, plus an internal temperature sensor. The ADC module contains four programmable sequencer which allows for the sampling of multiple analog input sources without controller intervention. Each sample sequence provides flexible programming with fully configurable input source, trigger events, interrupt generation, and sequence priority.

The Stellaris® ADC module provides the following features:

- Three analog input channels
- Single-ended and differential-input configurations
- On-chip internal temperature sensor
- Sample rate of 250 thousand samples/second
- Flexible, configurable analog-to-digital conversion
- Four programmable sample conversion sequences from one to eight entries long, with corresponding conversion result FIFOs
- Flexible trigger control
 - Controller (software)
 - Timers
 - Analog Comparators
 - PWM
 - GPIO
- Hardware averaging of up to 64 samples for improved accuracy
- Converter uses an internal 3-V reference
- Power and ground for the analog circuitry is separate from the digital power and ground

11.1 Block Diagram

Figure 11-1 on page 254 provides details on the internal configuration of the ADC controls and data registers.




Figure 11-1. ADC Module Block Diagram

11.2 Functional Description

The Stellaris® ADC collects sample data by using a programmable sequence-based approach instead of the traditional single or double-sampling approaches found on many ADC modules. Each *sample sequence* is a fully programmed series of consecutive (back-to-back) samples, allowing the ADC to collect data from multiple input sources without having to be re-configured or serviced by the controller. The programming of each sample in the sample sequence includes parameters such as the input source and mode (differential versus single-ended input), interrupt generation on sample completion, and the indicator for the last sample in the sequence.

11.2.1 Sample Sequencers

The sampling control and data capture is handled by the sample sequencers. All of the sequencers are identical in implementation except for the number of samples that can be captured and the depth of the FIFO. Table 11-1 on page 254 shows the maximum number of samples that each sequencer can capture and its corresponding FIFO depth. In this implementation, each FIFO entry is a 32-bit word, with the lower 10 bits containing the conversion result.

Table 11-1. Samples and FIFO Depth of Sequencers

| Sequencer | Number of Samples | Depth of FIFO |
|-----------|-------------------|---------------|
| SS3 | 1 | 1 |
| SS2 | 4 | 4 |
| SS1 | 4 | 4 |
| SS0 | 8 | 8 |

For a given sample sequence, each sample is defined by two 4-bit nibbles in the ADC Sample Sequence Input Multiplexer Select (ADCSSMUXn) and ADC Sample Sequence Control

(ADCSSCTLn) registers, where "n" corresponds to the sequence number. The ADCSSMUXn nibbles select the input pin, while the ADCSSCTLn nibbles contain the sample control bits corresponding to parameters such as temperature sensor selection, interrupt enable, end of sequence, and differential input mode. Sample sequencers are enabled by setting the respective ASENn bit in the ADC Active Sample Sequencer (ADCACTSS) register, and should be configured before being enabled.

When configuring a sample sequence, multiple uses of the same input pin within the same sequence is allowed. In the **ADCSSCTLn** register, the IEn bits can be set for any combination of samples, allowing interrupts to be generated after every sample in the sequence if necessary. Also, the END bit can be set at any point within a sample sequence. For example, if Sequencer 0 is used, the END bit can be set in the nibble associated with the fifth sample, allowing Sequencer 0 to complete execution of the sample sequence after the fifth sample.

After a sample sequence completes execution, the result data can be retrieved from the **ADC Sample Sequence Result FIFO (ADCSSFIFOn)** registers. The FIFOs are simple circular buffers that read a single address to "pop" result data. For software debug purposes, the positions of the FIFO head and tail pointers are visible in the **ADC Sample Sequence FIFO Status (ADCSSFSTATN)** registers along with FULL and EMPTY status flags. Overflow and underflow conditions are monitored using the **ADCOSTAT** and **ADCUSTAT** registers.

11.2.2 Module Control

Outside of the sample sequencers, the remainder of the control logic is responsible for tasks such as:

- Interrupt generation
- Sequence prioritization
- Trigger configuration

Most of the ADC control logic runs at the ADC clock rate of 14-18 MHz. The internal ADC divider is configured automatically by hardware when the system XTAL is selected. The automatic clock divider configuration targets 16.667 MHz operation for all Stellaris® devices.

11.2.2.1 Interrupts

The register configurations of the sample sequencers dictate which events generate raw interrupts, but do not have control over whether the interrupt is actually sent to the interrupt controller. The ADC module's interrupt signals are controlled by the state of the MASK bits in the ADC Interrupt Mask (ADCIM) register. Interrupt status can be viewed at two locations: the ADC Raw Interrupt Status (ADCRIS) register, which shows the raw status of the various interrupt signals, and the ADC Interrupt Status and Clear (ADCISC) register, which shows active interrupts that are enabled by the ADCIM register. Sequencer interrupts are cleared by writing a 1 to the corresponding IN bit in ADCISC.

11.2.2.2 Prioritization

When sampling events (triggers) happen concurrently, they are prioritized for processing by the values in the ADC Sample Sequencer Priority (ADCSSPRI) register. Valid priority values are in the range of 0-3, with 0 being the highest priority and 3 being the lowest. Multiple active sample sequencer units with the same priority do not provide consistent results, so software must ensure that all active sample sequencer units have a unique priority value.

11.2.2.3 Sampling Events

Sample triggering for each sample sequencer is defined in the **ADC Event Multiplexer Select** (**ADCEMUX**) register. The external peripheral triggering sources vary by Stellaris[®] family member, but all devices share the "Controller" and "Always" triggers. Software can initiate sampling by setting the SSx bits in the **ADC Processor Sample Sequence Initiate (ADCPSSI)** register.

Care must be taken when using the "Always" trigger. If a sequence's priority is too high, it is possible to starve other lower priority sequences.

11.2.3 Hardware Sample Averaging Circuit

Higher precision results can be generated using the hardware averaging circuit, however, the improved results are at the cost of throughput. Up to 64 samples can be accumulated and averaged to form a single data entry in the sequencer FIFO. Throughput is decreased proportionally to the number of samples in the averaging calculation. For example, if the averaging circuit is configured to average 16 samples, the throughput is decreased by a factor of 16.

By default the averaging circuit is off and all data from the converter passes through to the sequencer FIFO. The averaging hardware is controlled by the **ADC Sample Averaging Control (ADCSAC)** register (see page 276). There is a single averaging circuit and all input channels receive the same amount of averaging whether they are single-ended or differential.

11.2.4 Analog-to-Digital Converter

The converter itself generates a 10-bit output value for selected analog input. Special analog pads are used to minimize the distortion on the input. An internal 3 V reference is used by the converter resulting in sample values ranging from 0x000 at 0 V input to 0x3FF at 3 V input when in single-ended input mode.

11.2.5 Differential Sampling

In addition to traditional single-ended sampling, the ADC module supports differential sampling of two analog input channels. To enable differential sampling, software must set the Dn bit in the **ADCSSCTL0n** register in a step's configuration nibble.

When a sequence step is configured for differential sampling, its corresponding value in the **ADCSSMUXn** register must be set to one of the four differential pairs, numbered 0-3. Differential pair 0 samples analog inputs 0 and 1; differential pair 1 samples analog inputs 2 and 3; and so on (see Table 11-2 on page 256). The ADC does not support other differential pairings such as analog input 0 with analog input 3. The number of differential pairs supported is dependent on the number of analog inputs (see Table 11-2 on page 256).

Table 11-2. Differential Sampling Pairs

| Differential Pair | Analog Inputs |
|-------------------|---------------|
| 0 | 0 and 1 |
| 1 | 2 and 3 |

The voltage sampled in differential mode is the difference between the odd and even channels:

 ΔV (differential voltage) = V_{IN} (even channels) – V_{IN} (odd channels), therefore:


- If $\Delta V = 0$, then the conversion result = 0x1FF
- If $\Delta V > 0$, then the conversion result > 0x1FF (range is 0x1FF–0x3FF)

■ If $\Delta V < 0$, then the conversion result < 0x1FF (range is 0–0x1FF)

The differential pairs assign polarities to the analog inputs: the even-numbered input is always positive, and the odd-numbered input is always negative. In order for a valid conversion result to appear, the negative input must be in the range of \pm 1.5 V of the positive input. If an analog input is greater than 3 V or less than 0 V (the valid range for analog inputs), the input voltage is clipped, meaning it appears as either 3 V or 0 V, respectively, to the ADC.

Figure 11-2 on page 257 shows an example of the negative input centered at 1.5 V. In this configuration, the differential range spans from -1.5 V to 1.5 V. Figure 11-3 on page 258 shows an example where the negative input is centered at -0.75 V, meaning inputs on the positive input saturate past a differential voltage of -0.75 V since the input voltage is less than 0 V. Figure 11-4 on page 258 shows an example of the negative input centered at 2.25 V, where inputs on the positive channel saturate past a differential voltage of 0.75 V since the input voltage would be greater than 3 V.









Figure 11-3. Differential Sampling Range, $V_{IN_ODD} = 0.75 \text{ V}$





11.2.6 Test Modes

There is a user-available test mode that allows for loopback operation within the digital portion of the ADC module. This can be useful for debugging software without having to provide actual analog stimulus. This mode is available through the **ADC Test Mode Loopback (ADCTMLB)** register (see page 289).

11.2.7 Internal Temperature Sensor

The temperature sensor's primary purpose is to notify the system that the internal temperature is too high or low for reliable operation.


The temperature sensor does not have a separate enable, since it also contains the bandgap reference and must always be enabled. The reference is supplied to other analog modules; not just the ADC.

The internal temperature sensor provides an analog temperature reading as well as a reference voltage. The voltage at the output terminal SENSO is given by the following equation:

$$SENSO = 2.7 - ((T + 55) / 75)$$

This relation is shown in Figure 11-5 on page 259.

Figure 11-5. Internal Temperature Sensor Characteristic



11.3 Initialization and Configuration

In order for the ADC module to be used, the PLL must be enabled and using a supported crystal frequency (see the **RCC** register). Using unsupported frequencies can cause faulty operation in the ADC module.

11.3.1 Module Initialization

Initialization of the ADC module is a simple process with very few steps. The main steps include enabling the clock to the ADC and reconfiguring the sample sequencer priorities (if needed).

The initialization sequence for the ADC is as follows:

- 1. Enable the ADC clock by writing a value of 0x0001.0000 to the **RCGC0** register (see page 104).
- 2. If required by the application, reconfigure the sample sequencer priorities in the **ADCSSPRI** register. The default configuration has Sample Sequencer 0 with the highest priority, and Sample Sequencer 3 as the lowest priority.

11.3.2 Sample Sequencer Configuration

Configuration of the sample sequencers is slightly more complex than the module initialization since each sample sequence is completely programmable.

The configuration for each sample sequencer should be as follows:

- 1. Ensure that the sample sequencer is disabled by writing a 0 to the corresponding ASENn bit in the **ADCACTSS** register. Programming of the sample sequencers is allowed without having them enabled. Disabling the sequencer during programming prevents erroneous execution if a trigger event were to occur during the configuration process.
- 2. Configure the trigger event for the sample sequencer in the **ADCEMUX** register.
- For each sample in the sample sequence, configure the corresponding input source in the ADCSSMUXn register.
- **4.** For each sample in the sample sequence, configure the sample control bits in the corresponding nibble in the **ADCSSCTLn** register. When programming the last nibble, ensure that the END bit is set. Failure to set the END bit causes unpredictable behavior.
- 5. If interrupts are to be used, write a 1 to the corresponding MASK bit in the ADCIM register.
- **6.** Enable the sample sequencer logic by writing a 1 to the corresponding ASENn bit in the **ADCACTSS** register.

11.4 Register Map

Table 11-3 on page 260 lists the ADC registers. The offset listed is a hexadecimal increment to the register's address, relative to the ADC base address of 0x4003.8000.

Table 11-3. ADC Register Map

| Offset | Name | Туре | Reset | Description | See page |
|--------|------------|-------|-------------|--|-------------|
| 0x000 | ADCACTSS | R/W | 0x0000.0000 | ADC Active Sample Sequencer | 262 |
| 0x004 | ADCRIS | RO | 0x0000.0000 | ADC Raw Interrupt Status | 263 |
| 0x008 | ADCIM | R/W | 0x0000.0000 | ADC Interrupt Mask | 264 |
| 0x00C | ADCISC | R/W1C | 0x0000.0000 | ADC Interrupt Status and Clear | 265 |
| 0x010 | ADCOSTAT | R/W1C | 0x0000.0000 | ADC Overflow Status | 267 |
| 0x014 | ADCEMUX | R/W | 0x0000.0000 | ADC Event Multiplexer Select | 268 |
| 0x018 | ADCUSTAT | R/W1C | 0x0000.0000 | ADC Underflow Status | 272 |
| 0x020 | ADCSSPRI | R/W | 0x0000.3210 | ADC Sample Sequencer Priority | 273 |
| 0x028 | ADCPSSI | WO | - | ADC Processor Sample Sequence Initiate | 275 |
| 0x030 | ADCSAC | R/W | 0x0000.0000 | ADC Sample Averaging Control | 276 |
| 0x040 | ADCSSMUX0 | R/W | 0x0000.0000 | ADC Sample Sequence Input Multiplexer Select 0 | 277 |
| 0x044 | ADCSSCTL0 | R/W | 0x0000.0000 | ADC Sample Sequence Control 0 | 279 |
| 0x048 | ADCSSFIFO0 | RO | - | ADC Sample Sequence Result FIFO 0 | 282 |

Table 11-3. ADC Register Map (continued)

| Offset | Name | Type | Reset | Description | See page |
|--------|-------------|------|-------------|--|-------------|
| 0x04C | ADCSSFSTAT0 | RO | 0x0000.0100 | ADC Sample Sequence FIFO 0 Status | 283 |
| 0x060 | ADCSSMUX1 | R/W | 0x0000.0000 | ADC Sample Sequence Input Multiplexer Select 1 | 284 |
| 0x064 | ADCSSCTL1 | R/W | 0x0000.0000 | ADC Sample Sequence Control 1 | 285 |
| 0x068 | ADCSSFIFO1 | RO | - | ADC Sample Sequence Result FIFO 1 | 282 |
| 0x06C | ADCSSFSTAT1 | RO | 0x0000.0100 | ADC Sample Sequence FIFO 1 Status | 283 |
| 0x080 | ADCSSMUX2 | R/W | 0x0000.0000 | ADC Sample Sequence Input Multiplexer Select 2 | 284 |
| 0x084 | ADCSSCTL2 | R/W | 0x0000.0000 | ADC Sample Sequence Control 2 | 285 |
| 0x088 | ADCSSFIFO2 | RO | - | ADC Sample Sequence Result FIFO 2 | 282 |
| 0x08C | ADCSSFSTAT2 | RO | 0x0000.0100 | ADC Sample Sequence FIFO 2 Status | 283 |
| 0x0A0 | ADCSSMUX3 | R/W | 0x0000.0000 | ADC Sample Sequence Input Multiplexer Select 3 | 287 |
| 0x0A4 | ADCSSCTL3 | R/W | 0x0000.0002 | ADC Sample Sequence Control 3 | 288 |
| 0x0A8 | ADCSSFIFO3 | RO | - | ADC Sample Sequence Result FIFO 3 | 282 |
| 0x0AC | ADCSSFSTAT3 | RO | 0x0000.0100 | ADC Sample Sequence FIFO 3 Status | 283 |
| 0x100 | ADCTMLB | R/W | 0x0000.0000 | ADC Test Mode Loopback | 289 |

11.5 Register Descriptions


The remainder of this section lists and describes the ADC registers, in numerical order by address offset.

Register 1: ADC Active Sample Sequencer (ADCACTSS), offset 0x000

This register controls the activation of the sample sequencers. Each sample sequencer can be enabled or disabled independently.

ADC Active Sample Sequencer (ADCACTSS)

Base 0x4003.8000 Offset 0x000 Type R/W, reset 0x0000.0000



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|------------|---|
| 31:4 | reserved | RO | 0x0000.000 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 3 | ASEN3 | R/W | 0 | ADC SS3 Enable |
| | | | | Specifies whether Sample Sequencer 3 is enabled. If set, the sample sequence logic for Sequencer 3 is active. Otherwise, the sequencer is inactive. |
| 2 | ASEN2 | R/W | 0 | ADC SS2 Enable |
| | | | | Specifies whether Sample Sequencer 2 is enabled. If set, the sample sequence logic for Sequencer 2 is active. Otherwise, the sequencer is inactive. |
| 1 | ASEN1 | R/W | 0 | ADC SS1 Enable |
| | | | | Specifies whether Sample Sequencer 1 is enabled. If set, the sample sequence logic for Sequencer 1 is active. Otherwise, the sequencer is inactive. |
| 0 | ASEN0 | R/W | 0 | ADC SS0 Enable |

Specifies whether Sample Sequencer 0 is enabled. If set, the sample sequence logic for Sequencer 0 is active. Otherwise, the sequencer is inactive.


Register 2: ADC Raw Interrupt Status (ADCRIS), offset 0x004

This register shows the status of the raw interrupt signal of each sample sequencer. These bits may be polled by software to look for interrupt conditions without having to generate controller interrupts.

ADC Raw Interrupt Status (ADCRIS)

Base 0x4003.8000

Offset 0x004 Type RO, reset 0x0000.0000



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|-------|---|
| 31:4 | reserved | RO | 0x000 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 3 | INR3 | RO | 0 | SS3 Raw Interrupt Status |
| | | | | This bit is set by hardware when a sample with its respective ADCSSCTL3 IE bit has completed conversion. This bit is cleared by setting the IN3 bit in the ADCISC register. |
| 2 | INR2 | RO | 0 | SS2 Raw Interrupt Status |
| | | | | This bit is set by hardware when a sample with its respective ADCSSCTL2 IE bit has completed conversion. This bit is cleared by setting the IN2 bit in the ADCISC register. |
| 1 | INR1 | RO | 0 | SS1 Raw Interrupt Status |
| | | | | This bit is set by hardware when a sample with its respective ADCSSCTL1 IE bit has completed conversion. This bit is cleared by setting the IN1 bit in the ADCISC register. |
| 0 | INR0 | RO | 0 | SS0 Raw Interrupt Status |


This bit is set by hardware when a sample with its respective $\bf ADCSSCTL0$ $\tt IE$ bit has completed conversion. This bit is cleared by setting the <code>IN30</code> bit in the $\bf ADCISC$ register.

Register 3: ADC Interrupt Mask (ADCIM), offset 0x008

This register controls whether the sample sequencer raw interrupt signals are promoted to controller interrupts. Each raw interrupt signal can be masked independently.

ADC Interrupt Mask (ADCIM)

Base 0x4003.8000 Offset 0x008 Type R/W, reset 0x0000.0000



| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|-------|---|
| 31:4 | reserved | RO | 0x000 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 3 | MASK3 | R/W | 0 | SS3 Interrupt Mask |
| | | | | When set, this bit allows the raw interrupt signal from Sample Sequencer 3 (ADCRIS register INR3 bit) to be promoted to a controller interrupt. |
| | | | | When clear, the status of Sample Sequencer 3 does not affect the SS3 interrupt status. |
| 2 | MASK2 | R/W | 0 | SS2 Interrupt Mask |
| | | | | When set, this bit allows the raw interrupt signal from Sample Sequencer 2 (ADCRIS register INR2 bit) to be promoted to a controller interrupt. |
| | | | | When clear, the status of Sample Sequencer 2 does not affect the SS2 interrupt status. |
| 1 | MASK1 | R/W | 0 | SS1 Interrupt Mask |
| | | | | When set, this bit allows the raw interrupt signal from Sample Sequencer 1 (ADCRIS register INR1 bit) to be promoted to a controller interrupt. |
| | | | | When clear, the status of Sample Sequencer 1 does not affect the SS1 interrupt status. |
| 0 | MASK0 | R/W | 0 | SS0 Interrupt Mask |
| | | | | When set, this bit allows the raw interrupt signal from Sample Sequencer 0 (ADCRIS register INR0 bit) to be promoted to a controller interrupt. |

When clear, the status of Sample Sequencer 0 does not affect the SS0 interrupt status.


Register 4: ADC Interrupt Status and Clear (ADCISC), offset 0x00C

This register provides the mechanism for clearing sample sequence interrupt conditions and shows the status of controller interrupts generated by the sample sequencers. When read, each bit field is the logical AND of the respective INR and MASK bits. Sample sequence nterrupts are cleared by setting the corresponding bit position. If software is polling the ADCRIS instead of generating interrupts, the sample sequence INR bits are still cleared via the ADCISC register, even if the IN bit is not set.

ADC Interrupt Status and Clear (ADCISC)

Base 0x4003.8000 Offset 0x00C

Type R/W1C, reset 0x0000.0000



| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|-------|-------|---|
| 31:4 | reserved | RO | 0x000 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 3 | IN3 | R/W1C | 0 | SS3 Interrupt Status and Clear |
| | | | | This bit is set when both the INR3 bit in the ADCRIS register and the MASK3 bit in the ADCIM register are set, providing a level-based interrupt to the controller. |
| | | | | This bit is cleared by writing a 1. Clearing this bit also clears the ${\tt INR3}$ bit. |
| 2 | IN2 | R/W1C | 0 | SS2 Interrupt Status and Clear |
| | | | | This bit is set when both the INR2 bit in the ADCRIS register and the MASK2 bit in the ADCIM register are set, providing a level-based interrupt to the controller. |
| | | | | This bit is cleared by writing a 1. Clearing this bit also clears the ${\tt INR2}$ bit. |
| 1 | IN1 | R/W1C | 0 | SS1 Interrupt Status and Clear |
| | | | | This bit is set when both the INR1 bit in the ADCRIS register and the |

to the controller.

This bit is cleared by writing a 1. Clearing this bit also clears the INR1 bit.

MASK1 bit in the ADCIM register are set, providing a level-based interrupt

| Bit/Field | Name | Туре | Reset | Description |
|-----------|------|-------|-------|---|
| 0 | IN0 | R/W1C | 0 | SS0 Interrupt Status and Clear |
| | | | | This bit is set when both the INR0 bit in the ADCRIS register and the MASK0 bit in the ADCIM register are set, providing a level-based interrupt to the controller. |
| | | | | This bit is cleared by writing a 1. Clearing this bit also clears the ${\tt INR0}$ bit. |


Register 5: ADC Overflow Status (ADCOSTAT), offset 0x010

This register indicates overflow conditions in the sample sequencer FIFOs. Once the overflow condition has been handled by software, the condition can be cleared by writing a 1 to the corresponding bit position.

ADC Overflow Status (ADCOSTAT)

Base 0x4003.8000

Offset 0x010
Type R/W1C, reset 0x0000.0000



| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|-------|------------|---|
| 31:4 | reserved | RO | 0x0000.000 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 3 | OV3 | R/W1C | 0 | SS3 FIFO Overflow |
| | | | | When set, this bit specifies that the FIFO for Sample Sequencer 3 has hit an overflow condition where the FIFO is full and a write was requested. When an overflow is detected, the most recent write is dropped. |
| | | | | This bit is cleared by writing a 1. |
| 2 | OV2 | R/W1C | 0 | SS2 FIFO Overflow |
| | | | | When set, this bit specifies that the FIFO for Sample Sequencer 2 has hit an overflow condition where the FIFO is full and a write was requested. When an overflow is detected, the most recent write is dropped. |
| | | | | This bit is cleared by writing a 1. |
| 1 | OV1 | R/W1C | 0 | SS1 FIFO Overflow |
| | | | | When set, this bit specifies that the FIFO for Sample Sequencer 1 has hit an overflow condition where the FIFO is full and a write was requested. When an overflow is detected, the most recent write is dropped. |
| | | | | This bit is cleared by writing a 1. |
| 0 | OV0 | R/W1C | 0 | SS0 FIFO Overflow |
| | | | | When set, this bit specifies that the FIFO for Sample Sequencer 0 has hit an overflow condition where the FIFO is full and a write was requested. When an overflow is detected, the most recent write is dropped. |
| | | | | T1: 1::: 1 |


This bit is cleared by writing a 1.

Register 6: ADC Event Multiplexer Select (ADCEMUX), offset 0x014

The ADCEMUX selects the event (trigger) that initiates sampling for each sample sequencer. Each sample sequencer can be configured with a unique trigger source.

ADC Event Multiplexer Select (ADCEMUX)

Base 0x4003.8000 Offset 0x014 Type R/W, reset 0x0000.0000



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|-------|---|
| 31:16 | reserved | RO | 0x0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 15:12 | EM3 | R/W | 0x0 | SS3 Trigger Select |

This field selects the trigger source for Sample Sequencer 3.

The valid configurations for this field are:

| Value | Event |
|---------|--|
| 0x0 | Controller (default) |
| 0x1 | Analog Comparator 0 |
| 0x2 | Analog Comparator 1 |
| 0x3 | Reserved |
| 0x4 | External (GPIO PB4) |
| 0x5 | Timer |
| | In addition, the trigger must be enabled with the ${\tt TnOTE}$ bit in the ${\tt GPTMCTL}$ register (see page 210). |
| 0x6 | PWM0 |
| | The PWM module 0 trigger can be configured with the PWM0 Interrupt and Trigger Enable (PWM0INTEN) register, see page 481. |
| 0x7 | PWM1 |
| | The PWM module 1 trigger can be configured with the PWM1INTEN register, see page 481. |
| 0x8 | reserved |
| 0x9-0xE | reserved |
| 0xF | Always (continuously sample) |
| | |

| Bit/Field | Name | Туре | Reset | Description | on | |
|-----------|------|------|-------|-------------|--|--|
| 11:8 | EM2 | R/W | 0x0 | SS2 Trigg | ger Select | |
| | | | | This field | selects the trigger source for Sample Sequencer 2. | |
| | | | | The valid | configurations for this field are: | |
| | | | | Value | Event | |
| | | | | 0x0 | Controller (default) | |
| | | | | 0x1 | Analog Comparator 0 | |
| | | | | 0x2 | Analog Comparator 1 | |
| | | | | 0x3 | Reserved | |
| | | | | 0x4 | External (GPIO PB4) | |
| | | | | 0x5 Timer | | |
| | | | | | In addition, the trigger must be enabled with the ${	t TnOTE}$ bit in the GPTMCTL register (see page 210). | |
| | | | | 0x6 | PWM0 | |
| | | | | | The PWM module 0 trigger can be configured with the PWM0 Interrupt and Trigger Enable (PWM0INTEN) register, see page 481. | |
| | | | | 0x7 | PWM1 | |
| | | | | | The PWM module 1 trigger can be configured with the PWM1INTEN register, see page 481. | |
| | | | | 0x8 | reserved | |
| | | | | 0x9-0xE | reserved | |
| | | | | 0xF | Always (continuously sample) | |

| Bit/Field | Name | Туре | Reset | Description | on |
|-----------|------|------|-------|-------------|--|
| 7:4 | EM1 | R/W | 0x0 | SS1 Trigg | ger Select |
| | | | | This field | selects the trigger source for Sample Sequencer 1. |
| | | | | The valid | configurations for this field are: |
| | | | | Value | Event |
| | | | | 0x0 | Controller (default) |
| | | | | 0x1 | Analog Comparator 0 |
| | | | | 0x2 | Analog Comparator 1 |
| | | | | 0x3 | Reserved |
| | | | | 0x4 | External (GPIO PB4) |
| | | | | 0x5 | Timer |
| | | | | | In addition, the trigger must be enabled with the ${\tt TnOTE}$ bit in the GPTMCTL register (see page 210). |
| | | | | 0x6 | PWM0 |
| | | | | | The PWM module 0 trigger can be configured with the PWM0 Interrupt and Trigger Enable (PWM0INTEN) register, see page 481. |
| | | | | 0x7 | PWM1 |
| | | | | | The PWM module 1 trigger can be configured with the PWM1INTEN register, see page 481. |
| | | | | 8x0 | reserved |
| | | | | 0x9-0xE | reserved |
| | | | | 0xF | Always (continuously sample) |


| Bit/Field | Name | Туре | Reset | Description | on |
|-----------|------|------|-------|-------------|--|
| 3:0 | EM0 | R/W | 0x0 | SS0 Trigg | ger Select |
| | | | | This field | selects the trigger source for Sample Sequencer 0. |
| | | | | The valid | configurations for this field are: |
| | | | | Value | Event |
| | | | | 0x0 | Controller (default) |
| | | | | 0x1 | Analog Comparator 0 |
| | | | | 0x2 | Analog Comparator 1 |
| | | | | 0x3 | Reserved |
| | | | | 0x4 | External (GPIO PB4) |
| | | | | 0x5 | Timer |
| | | | | | In addition, the trigger must be enabled with the ${\tt TnOTE}$ bit in the GPTMCTL register (see page 210). |
| | | | | 0x6 | PWM0 |
| | | | | | The PWM module 0 trigger can be configured with the PWM0 Interrupt and Trigger Enable (PWM0INTEN) register, see page 481. |
| | | | | 0x7 | PWM1 |
| | | | | | The PWM module 1 trigger can be configured with the PWM1INTEN register, see page 481. |
| | | | | 8x0 | reserved |
| | | | | 0x9-0xE | reserved |
| | | | | 0xF | Always (continuously sample) |

Register 7: ADC Underflow Status (ADCUSTAT), offset 0x018

This register indicates underflow conditions in the sample sequencer FIFOs. The corresponding underflow condition is cleared by writing a 1 to the relevant bit position.

ADC Underflow Status (ADCUSTAT)

Base 0x4003.8000 Offset 0x018 Type R/W1C, reset 0x0000.0000



| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|-------|------------|---|
| 31:4 | reserved | RO | 0x0000.000 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 3 | UV3 | R/W1C | 0 | SS3 FIFO Underflow |
| | | | | When set, this bit specifies that the FIFO for Sample Sequencer 3 has hit an underflow condition where the FIFO is empty and a read was requested. The problematic read does not move the FIFO pointers, and 0s are returned. |
| | | | | This bit is cleared by writing a 1. |
| 2 | UV2 | R/W1C | 0 | SS2 FIFO Underflow |
| | | | | When set, this bit specifies that the FIFO for Sample Sequencer 2 has hit an underflow condition where the FIFO is empty and a read was requested. The problematic read does not move the FIFO pointers, and 0s are returned. |
| | | | | This bit is cleared by writing a 1. |
| 1 | UV1 | R/W1C | 0 | SS1 FIFO Underflow |
| | | | | When set, this bit specifies that the FIFO for Sample Sequencer 1 has hit an underflow condition where the FIFO is empty and a read was requested. The problematic read does not move the FIFO pointers, and 0s are returned. |
| | | | | This bit is cleared by writing a 1. |
| 0 | UV0 | R/W1C | 0 | SS0 FIFO Underflow |
| | | | | When set, this bit specifies that the FIFO for Sample Sequencer 0 has hit an underflow condition where the FIFO is empty and a read was |

This bit is cleared by writing a 1.

0s are returned.

requested. The problematic read does not move the FIFO pointers, and


Register 8: ADC Sample Sequencer Priority (ADCSSPRI), offset 0x020

This register sets the priority for each of the sample sequencers. Out of reset, Sequencer 0 has the highest priority, and Sequencer 3 has the lowest priority. When reconfiguring sequence priorities, each sequence must have a unique priority for the ADC to operate properly.

ADC Sample Sequencer Priority (ADCSSPRI)

Base 0x4003.8000

Offset 0x020 Type R/W, reset 0x0000.3210



| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|----------|--|
| 31:14 | reserved | RO | 0x0000.0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 13:12 | SS3 | R/W | 0x3 | SS3 Priority |
| | | | | This field contains a binary-encoded value that specifies the priority encoding of Sample Sequencer 3. A priority encoding of 0 is highest and 3 is lowest. The priorities assigned to the sequencers must be uniquely mapped. The ADC may not operate properly if two or more fields are equal. |
| 11:10 | reserved | RO | 0x0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 9:8 | SS2 | R/W | 0x2 | SS2 Priority |
| | | | | This field contains a binary-encoded value that specifies the priority encoding of Sample Sequencer 2. A priority encoding of 0 is highest and 3 is lowest. The priorities assigned to the sequencers must be uniquely mapped. The ADC may not operate properly if two or more fields are equal. |
| 7:6 | reserved | RO | 0x0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 5:4 | SS1 | R/W | 0x1 | SS1 Priority |
| | | | | This field contains a binary-encoded value that specifies the priority encoding of Sample Sequencer 1. A priority encoding of 0 is highest and 3 is lowest. The priorities assigned to the sequencers must be uniquely mapped. The ADC may not operate properly if two or more fields are equal. |
| 3:2 | reserved | RO | 0x0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |

| Bit/Field | Name | Type | Reset | Description |
|-----------|------|------|-------|--------------|
| 1:0 | SS0 | R/W | 0x0 | SS0 Priority |


This field contains a binary-encoded value that specifies the priority encoding of Sample Sequencer 0. A priority encoding of 0 is highest and 3 is lowest. The priorities assigned to the sequencers must be uniquely mapped. The ADC may not operate properly if two or more fields are equal.

Register 9: ADC Processor Sample Sequence Initiate (ADCPSSI), offset 0x028

This register provides a mechanism for application software to initiate sampling in the sample sequencers. Sample sequences can be initiated individually or in any combination. When multiple sequences are triggered simultaneously, the priority encodings in **ADCSSPRI** dictate execution order.

ADC Processor Sample Sequence Initiate (ADCPSSI)

Base 0x4003.8000 Offset 0x028 Type WO, reset -



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|-------|---|
| 31:4 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 3 | SS3 | WO | - | SS3 Initiate |
| | | | | When set, this bit triggers sampling on Sample Sequencer 3 if the sequencer is enabled in the ADCACTSS register. |
| | | | | Only a write by software is valid; a read of this register returns no meaningful data. |
| 2 | SS2 | WO | - | SS2 Initiate |
| | | | | When set, this bit triggers sampling on Sample Sequencer 2 if the sequencer is enabled in the ADCACTSS register. |
| | | | | Only a write by software is valid; a read of this register returns no meaningful data. |
| 1 | SS1 | WO | - | SS1 Initiate |
| | | | | When set, this bit triggers sampling on Sample Sequencer 1 if the sequencer is enabled in the ADCACTSS register. |
| | | | | Only a write by software is valid; a read of this register returns no meaningful data. |
| 0 | SS0 | WO | - | SS0 Initiate |
| | | | | When set, this bit triggers sampling on Sample Sequencer 0 if the sequencer is enabled in the ADCACTSS register. |

meaningful data.


Only a write by software is valid; a read of this register returns no

Register 10: ADC Sample Averaging Control (ADCSAC), offset 0x030

This register controls the amount of hardware averaging applied to conversion results. The final conversion result stored in the FIFO is averaged from 2^{AVG} consecutive ADC samples at the specified ADC speed. If AVG is 0, the sample is passed directly through without any averaging. If AVG=6, then 64 consecutive ADC samples are averaged to generate one result in the sequencer FIFO. An AVG = 7 provides unpredictable results.

ADC Sample Averaging Control (ADCSAC)

Base 0x4003.8000 Offset 0x030 Type R/W, reset 0x0000.0000



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|------------|---|
| 31:3 | reserved | RO | 0x0000.000 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 2:0 | AVG | R/W | 0x0 | Hardware Averaging Control |

Specifies the amount of hardware averaging that will be applied to ADC samples. The AVG field can be any value between 0 and 6. Entering a value of 7 creates unpredictable results.

| Value | Description |
|-------|---------------------------|
| 0x0 | No hardware oversampling |
| 0x1 | 2x hardware oversampling |
| 0x2 | 4x hardware oversampling |
| 0x3 | 8x hardware oversampling |
| 0x4 | 16x hardware oversampling |
| 0x5 | 32x hardware oversampling |
| 0x6 | 64x hardware oversampling |
| 0x7 | Reserved |

Register 11: ADC Sample Sequence Input Multiplexer Select 0 (ADCSSMUX0), offset 0x040

This register defines the analog input configuration for each sample in a sequence executed with Sample Sequencer 0. This register is 32 bits wide and contains information for eight possible samples.

ADC Sample Sequence Input Multiplexer Select 0 (ADCSSMUX0)

Base 0x4003.8000 Offset 0x040 Type R/W, reset 0x0000.0000

| | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | | |
|------------|-----------|---------|----------|------------|---------|---------|----------|---|-------------------------|-----------|--|---|-----------|-------------|-------------|----------|--|--|
| | rese | rved | МС | JX7 | rese | rved | MU | JX6 | rese | rved | М | JX5 | rese | rved | мС | IX4 | | |
| Туре | RO | RO | R/W | R/W | RO | RO | R/W | R/W | RO | RO | R/W | R/W | RO | RO | R/W | R/W | | |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | | |
| | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | |
| | rese | rved | MU | JX3 | rese | rved | MU | JX2 | rese | rved | MU | JX1 | rese | rved | MUX0 | | | |
| Type Reset | RO 0 | RO 0 | R/W 0 | R/W 0 | RO 0 | RO 0 | R/W 0 | R/W 0 | RO 0 | RO 0 | R/W 0 | R/W 0 | RO 0 | RO 0 | R/W 0 | R/W 0 | | |
| iveser | U | U | U | U | U | U | U | U | U | U | U | U | U | U | U | O | | |
| E | Bit/Field | | Nam | ne | Ту | ре | Reset | Des | cription | | | | | | | | | |
| | 31:30 | | r000m | uad | d RO | | 0 | Coff | wara ah | امم اماسم | raly on t | ha valua | of a roo | amiad bii | To nro | ido | | |
| | 31.30 | | reser | veu | ĸ | O | 0 | compatibility with t | | | | t rely on the value of a reserved bit. To provide ture products, the value of a reserved bit should be read-modify-write operation. | | | | | | |
| | 29:28 | | MUX | K 7 | R/ | W | 0x0 | 8th | 8th Sample Input Select | | | | | | | | | |
| | | | | | | | | The | MUX7 fie | ld is use | ed during the eighth sample of a sequence executed | | | | | | | |
| | | | | | | | | with | the sam | ple sequ | uencer. I | t specifie | s which | of the ar | nalog inp | uts is | | |
| | | | | | | | | | • | | - | tal conve | | | | | | |
| | | | | | | | | ADC | | riding pi | II, IOI EX | ample, a | value 0 | i i iiiuica | iles ille i | riput is | | |
| | 27:26 | | reser | ved | R | 0 | 0 | Soft | ware sho | ould not | relv on t | he value | of a res | erved bit | . To prov | ride | | |
| | | | | | | | | com | patibility | with futu | ure prod | ucts, the | value of | a reserv | | | | |
| | | | | | | | | pres | served a | cross a r | ead-mod | dify-write | operation | on. | | | | |
| | 25:24 | | MUX | K 6 | R/W | | 0x0 | 7th | 7th Sample Input Select | | | | | | | | | |
| | | | | | | | | The MUX6 field is used during the seventh sample of a sequence executed with the sample sequencer. It specifies which of the analog | | | | | | | | | | |
| | | | | | | | | | | | • | quencer. llog-to-diç | | | h of the a | analog | | |
| | 23:22 | | reser | uad | R | ^ | 0 | Soff | wara ah | ould not | roly on t | he value | of a roo | onyod bit | To prov | ido | | |
| | 25.22 | | iesei | veu | K | O | U | | | | | ucts, the | | | | | | |
| | | | | | | | | pres | served a | cross a r | ead-mod | dify-write | operation | on. | | | | |
| | 21:20 | | MUX | K 5 | R/ | W | 0x0 | 6th | Sample | Input Se | lect | | | | | | | |
| | | | | | | | | | | | | the sixth | | | | | | |
| | | | | | | | | | | | | t specifie gital conv | | of the ar | nalog inp | uts is | | |
| | | | | | | | | Sall | ihien ini | uic aiiai | og-io-ul(| gilai COIIV | CI SIUII. | | | | | |
| | 19:18 | | reser | ved | R | 0 | 0 | | | | • | he value | | | | | | |
| | | | | | | | | | | | | ucts, the dify-write | | | rea bit Si | iouiu be | | |
| | | | | | | | | | | | | • | | | | | | |

| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|-------|--|
| 17:16 | MUX4 | R/W | 0x0 | 5th Sample Input Select |
| | | | | The $\mathtt{MUX4}$ field is used during the fifth sample of a sequence executed with the sample sequencer. It specifies which of the analog inputs is sampled for the analog-to-digital conversion. |
| 15:14 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 13:12 | MUX3 | R/W | 0x0 | 4th Sample Input Select |
| | | | | The MUX3 field is used during the fourth sample of a sequence executed with the sample sequencer. It specifies which of the analog inputs is sampled for the analog-to-digital conversion. |
| 11:10 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 9:8 | MUX2 | R/W | 0x0 | 3rd Sample Input Select |
| | | | | The MUX72 field is used during the third sample of a sequence executed with the sample sequencer. It specifies which of the analog inputs is sampled for the analog-to-digital conversion. |
| 7:6 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 5:4 | MUX1 | R/W | 0x0 | 2nd Sample Input Select |
| | | | | The MUX1 field is used during the second sample of a sequence executed with the sample sequencer. It specifies which of the analog inputs is sampled for the analog-to-digital conversion. |
| 3:2 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 1:0 | MUX0 | R/W | 0x0 | 1st Sample Input Select |
| | | | | The MUX0 field is used during the first sample of a sequence executed with the sample sequencer. It specifies which of the analog inputs is sampled for the analog-to-digital conversion. |

Register 12: ADC Sample Sequence Control 0 (ADCSSCTL0), offset 0x044

This register contains the configuration information for each sample for a sequence executed with a sample sequencer. When configuring a sample sequence, the END bit must be set at some point, whether it be after the first sample, last sample, or any sample in between. This register is 32-bits wide and contains information for eight possible samples.

ADC Sample Sequence Control 0 (ADCSSCTL0)

Base 0x4003.8000

Offset 0x044 Type R/W, reset 0x0000.0000

| | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
|-------|-----|-----|------|-----|-----|-----|------|-----|-----|-----|------|-----|-----|-----|------|-----|
| | TS7 | IE7 | END7 | D7 | TS6 | IE6 | END6 | D6 | TS5 | IE5 | END5 | D5 | TS4 | IE4 | END4 | D4 |
| Туре | R/W | R/W | R/W | R/W |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| | | | | | | | | | | | | | | | | |
| | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | TS3 | IE3 | END3 | D3 | TS2 | IE2 | END2 | D2 | TS1 | IE1 | END1 | D1 | TS0 | IE0 | END0 | D0 |
| Type | R/W | R/W | R/W | R/W |

| Bit/Field | Name | Type | Reset | Description |
|-----------|------|------|-------|---|
| 31 | TS7 | R/W | 0 | 8th Sample Temp Sensor Select |
| | | | | This bit is used during the eighth sample of the sample sequence and and specifies the input source of the sample. |
| | | | | When set, the temperature sensor is read. |
| | | | | When clear, the input pin specified by the ADCSSMUX register is read. |
| 30 | IE7 | R/W | 0 | 8th Sample Interrupt Enable |
| | | | | This bit is used during the eighth sample of the sample sequence and specifies whether the raw interrupt signal (INRO bit) is asserted at the end of the sample's conversion. If the MASKO bit in the ADCIM register is set, the interrupt is promoted to a controller-level interrupt. |
| | | | | When this bit is set, the raw interrupt is asserted. |
| | | | | When this bit is clear, the raw interrupt is not asserted. |
| | | | | It is legal to have multiple samples within a sequence generate interrupts. |
| 29 | END7 | R/W | 0 | 8th Sample is End of Sequence |
| | | | | The END7 bit indicates that this is the last sample of the sequence. It is possible to end the sequence on any sample position. Samples defined after the sample containing a set END are not requested for conversion even though the fields may be non-zero. It is required that software write the END bit somewhere within the sequence. (Sample Sequencer 3, which only has a single sample in the sequence, is hardwired to have the END0 bit set.) |
| | | | | Setting this bit indicates that this sample is the last in the sequence. |
| 28 | D7 | R/W | 0 | 8th Sample Diff Input Select |
| | | | | The D7 bit indicates that the analog input is to be differentially sampled. The corresponding ADCSSMUXx nibble must be set to the pair number |

differentially sampled.

"i", where the paired inputs are "2i and 2i+1". The temperature sensor does not have a differential option. When set, the analog inputs are

| Bit/Field | Name | Туре | Reset | Description |
|-----------|------|------|-------|---|
| 27 | TS6 | R/W | 0 | 7th Sample Temp Sensor Select Same definition as TS7 but used during the seventh sample. |
| 26 | IE6 | R/W | 0 | 7th Sample Interrupt Enable Same definition as IE7 but used during the seventh sample. |
| 25 | END6 | R/W | 0 | 7th Sample is End of Sequence Same definition as END7 but used during the seventh sample. |
| 24 | D6 | R/W | 0 | 7th Sample Diff Input Select Same definition as D7 but used during the seventh sample. |
| 23 | TS5 | R/W | 0 | 6th Sample Temp Sensor Select Same definition as TS7 but used during the sixth sample. |
| 22 | IE5 | R/W | 0 | 6th Sample Interrupt Enable Same definition as IE7 but used during the sixth sample. |
| 21 | END5 | R/W | 0 | 6th Sample is End of Sequence Same definition as END7 but used during the sixth sample. |
| 20 | D5 | R/W | 0 | 6th Sample Diff Input Select Same definition as D7 but used during the sixth sample. |
| 19 | TS4 | R/W | 0 | 5th Sample Temp Sensor Select Same definition as TS7 but used during the fifth sample. |
| 18 | IE4 | R/W | 0 | 5th Sample Interrupt Enable Same definition as IE7 but used during the fifth sample. |
| 17 | END4 | R/W | 0 | 5th Sample is End of Sequence Same definition as END7 but used during the fifth sample. |
| 16 | D4 | R/W | 0 | 5th Sample Diff Input Select Same definition as D7 but used during the fifth sample. |
| 15 | TS3 | R/W | 0 | 4th Sample Temp Sensor Select Same definition as TS7 but used during the fourth sample. |
| 14 | IE3 | R/W | 0 | 4th Sample Interrupt Enable Same definition as IE7 but used during the fourth sample. |
| 13 | END3 | R/W | 0 | 4th Sample is End of Sequence Same definition as END7 but used during the fourth sample. |
| 12 | D3 | R/W | 0 | 4th Sample Diff Input Select Same definition as D7 but used during the fourth sample. |

| Bit/Field | Name | Туре | Reset | Description |
|-----------|------|------|-------|--|
| 11 | TS2 | R/W | 0 | 3rd Sample Temp Sensor Select |
| | | | | Same definition as ${\tt TS7}$ but used during the third sample. |
| 10 | IE2 | R/W | 0 | 3rd Sample Interrupt Enable |
| | | | | Same definition as ${\tt IE7}$ but used during the third sample. |
| 9 | END2 | R/W | 0 | 3rd Sample is End of Sequence |
| | | | | Same definition as ${\tt END7}$ but used during the third sample. |
| 8 | D2 | R/W | 0 | 3rd Sample Diff Input Select |
| | | | | Same definition as ${\tt D7}$ but used during the third sample. |
| 7 | TS1 | R/W | 0 | 2nd Sample Temp Sensor Select |
| | | | | Same definition as ${\tt TS7}$ but used during the second sample. |
| 6 | IE1 | R/W | 0 | 2nd Sample Interrupt Enable |
| | | | | Same definition as IE7 but used during the second sample. |
| 5 | END1 | R/W | 0 | 2nd Sample is End of Sequence |
| | | | | Same definition as ${\tt END7}$ but used during the second sample. |
| 4 | D1 | R/W | 0 | 2nd Sample Diff Input Select |
| | | | | Same definition as ${\tt D7}$ but used during the second sample. |
| 3 | TS0 | R/W | 0 | 1st Sample Temp Sensor Select |
| | | | | Same definition as ${\tt TS7}$ but used during the first sample. |
| 2 | IE0 | R/W | 0 | 1st Sample Interrupt Enable |
| | | | | Same definition as IE7 but used during the first sample. |
| 1 | END0 | R/W | 0 | 1st Sample is End of Sequence |
| | | | | Same definition as END7 but used during the first sample. |
| 0 | D0 | R/W | 0 | 1st Sample Diff Input Select |
| | | | | Same definition as ${\tt D7}$ but used during the first sample. |


Register 13: ADC Sample Sequence Result FIFO 0 (ADCSSFIFO0), offset 0x048 Register 14: ADC Sample Sequence Result FIFO 1 (ADCSSFIFO1), offset 0x068 Register 15: ADC Sample Sequence Result FIFO 2 (ADCSSFIFO2), offset 0x088 Register 16: ADC Sample Sequence Result FIFO 3 (ADCSSFIFO3), offset 0x0A8

Important: Use caution when reading this register. Performing a read may change bit status.

This register contains the conversion results for samples collected with the sample sequencer (the ADCSSFIFO0 register is used for Sample Sequencer 0, ADCSSFIFO1 for Sequencer 1, ADCSSFIFO2 for Sequencer 2, and ADCSSFIFO3 for Sequencer 3). Reads of this register return conversion result data in the order sample 0, sample 1, and so on, until the FIFO is empty. If the FIFO is not properly handled by software, overflow and underflow conditions are registered in the ADCOSTAT and ADCUSTAT registers.

ADC Sample Sequence Result FIFO 0 (ADCSSFIFO0)

Base 0x4003.8000 Offset 0x048 Type RO, reset -



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|-------|---|
| 31:10 | reserved | RO | - | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 9:0 | DATA | RO | - | Conversion Result Data |

Register 17: ADC Sample Sequence FIFO 0 Status (ADCSSFSTAT0), offset 0x04C

Register 18: ADC Sample Sequence FIFO 1 Status (ADCSSFSTAT1), offset 0x06C

Register 19: ADC Sample Sequence FIFO 2 Status (ADCSSFSTAT2), offset 0x08C

Register 20: ADC Sample Sequence FIFO 3 Status (ADCSSFSTAT3), offset 0x0AC

This register provides a window into the sample sequencer, providing full/empty status information as well as the positions of the head and tail pointers. The reset value of 0x100 indicates an empty FIFO. The ADCSSFSTAT0 register provides status on FIFO0, ADCSSFSTAT1 on FIFO1, ADCSSFSTAT2 on FIFO2, and ADCSSFSTAT3 on FIFO3.

ADC Sample Sequence FIFO 0 Status (ADCSSFSTAT0)

Base 0x4003.8000 Offset 0x04C Type RO, reset 0x0000.0100

| | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
|---------------|---------|----------|---------|---------|---------|----------|---------|---------|---------|---------|---------|---------|---------|---------|---------|---------|
| | | ' ' | | | | | | rese | rved | | | | | | | |
| Type Reset | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 |
| | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | | reserved | | FULL | | reserved | | EMPTY | | HP | TR | | | TP | TR | |
| Type Reset | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 1 | RO 0 |

| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|-------|---|
| 31:13 | reserved | RO | 0x0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 12 | FULL | RO | 0 | FIFO Full |
| | | | | When set, this bit indicates that the FIFO is currently full. |
| 11:9 | reserved | RO | 0x0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 8 | EMPTY | RO | 1 | FIFO Empty |
| | | | | When set, this bit indicates that the FIFO is currently empty. |
| 7:4 | HPTR | RO | 0x0 | FIFO Head Pointer |
| | | | | This field contains the current "head" pointer index for the FIFO, that is, the next entry to be written. |
| 3:0 | TPTR | RO | 0x0 | FIFO Tail Pointer |
| | | | | This field contains the current "tail" pointer index for the FIFO, that is, the next entry to be read. |

Register 21: ADC Sample Sequence Input Multiplexer Select 1 (ADCSSMUX1), offset 0x060


Register 22: ADC Sample Sequence Input Multiplexer Select 2 (ADCSSMUX2), offset 0x080

This register defines the analog input configuration for each sample in a sequence executed with Sample Sequencer 1 or 2. These registers are 16-bits wide and contain information for four possible samples. See the **ADCSSMUX0** register on page 277 for detailed bit descriptions. The **ADCSSMUX1** register affects Sample Sequencer 1 and the **ADCSSMUX2** register affects Sample Sequencer 2.

ADC Sample Sequence Input Multiplexer Select 1 (ADCSSMUX1)

Base 0x4003.8000 Offset 0x060

Type R/W, reset 0x0000.0000



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|--------|---|
| 31:14 | reserved | RO | 0x0000 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 13:12 | MUX3 | R/W | 0x0 | 4th Sample Input Select |
| 11:10 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 9:8 | MUX2 | R/W | 0x0 | 3rd Sample Input Select |
| 7:6 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 5:4 | MUX1 | R/W | 0x0 | 2nd Sample Input Select |
| 3:2 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 1:0 | MUX0 | R/W | 0x0 | 1st Sample Input Select |

Register 23: ADC Sample Sequence Control 1 (ADCSSCTL1), offset 0x064 Register 24: ADC Sample Sequence Control 2 (ADCSSCTL2), offset 0x084

These registers contain the configuration information for each sample for a sequence executed with Sample Sequencer 1 or 2. When configuring a sample sequence, the END bit must be set at some point, whether it be after the first sample, last sample, or any sample in between. These registers are 16-bits wide and contain information for four possible samples. See the **ADCSSCTL0** register on page 279 for detailed bit descriptions. The **ADCSSCTL1** register configures Sample Sequencer 1 and the **ADCSSCTL2** register configures Sample Sequencer 2.

ADC Sample Sequence Control 1 (ADCSSCTL1)

Base 0x4003.8000 Offset 0x064

Type R/W, reset 0x0000.0000

| | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
|---------------|-----------|----------|----------|----------|----------|----------|----------|----------|---|------------------|-----------------|-----------|------------|-----------|----------|----------|
| | - | | | | | | ' ' | rese | rved | | | | | | ' | |
| Type Reset | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 |
| | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | TS3 | IE3 | END3 | D3 | TS2 | IE2 | END2 | D2 | TS1 | IE1 | END1 | D1 | TS0 | IE0 | END0 | D0 |
| Type Reset | R/W 0 | R/W 0 | R/W 0 | R/W 0 | R/W 0 | R/W 0 | R/W 0 | R/W 0 | R/W 0 | R/W 0 | R/W 0 | R/W 0 | R/W 0 | R/W 0 | R/W 0 | R/W 0 |
| E | Bit/Field | | Nam | ie | Туре | | Reset | Des | Description | | | | | | | |
| | 31:16 | | reserv | /ed | RO | | 0x0000 | com | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. | | | | | | | |
| | 15 | | TS | 3 | R/ | W | 0 | 4th | Sample [:] | Temp Se | nsor Sel | ect | | | | |
| | | | | | | | | San | ne definit | ion as T | s7 but u | sed durii | ng the fo | urth san | nple. | |
| | 14 | | IE3 | ; | R/W | | 0 | 4th | 4th Sample Interrupt Enable | | | | | | | |
| | | | | | | | | San | Same definition as IE7 but used during the fourth sample. | | | | | | | |
| | 13 | | END | 3 | R/ | W | 0 | 4th | 4th Sample is End of Sequence | | | | | | | |
| | | | | | | | | Sam | Same definition as $\mathtt{END7}$ but used during the fourth sample | | | | mple. | | | |
| | 12 | | D3 | | R/ | W | 0 | 4th | 4th Sample Diff Input Select | | | | | | | |
| | | | | | | | | San | ne definit | i on as D | 7 but us | ed durino | g the fou | rth samp | ole. | |
| | 11 | | TS2 | 2 | R/ | W | 0 | 3rd | 3rd Sample Temp Sensor Select | | | | | | | |
| | | | | | | | | San | Same definition as TS7 but used during the third sample. | | | | | | | |
| | 10 | | IE2 | ! | R/ | W | 0 | 3rd | Sample | Interrupt | Enable | | | | | |
| | | | | | | | | San | ne definit | ion as I | E7 but u | sed durii | ng the th | ird samp | ole. | |
| | 9 | | END | 2 | R/ | W | 0 | 3rd | Sample i | is End of | f Sequen | ice | | | | |
| | | | | | | | | San | ne definit | ion as E | ND7 but | used du | ring the t | third san | nple. | |
| | 8 | | D2 | | R/ | W | 0 | 3rd | Sample | Diff Input | t Select | | | | | |

Same definition as D7 but used during the third sample.

| Bit/Field | Name | Туре | Reset | Description |
|-----------|------|------|-------|--|
| 7 | TS1 | R/W | 0 | 2nd Sample Temp Sensor Select |
| | | | | Same definition as ${\tt TS7}$ but used during the second sample. |
| 6 | IE1 | R/W | 0 | 2nd Sample Interrupt Enable |
| | | | | Same definition as ${\tt IE7}$ but used during the second sample. |
| 5 | END1 | R/W | 0 | 2nd Sample is End of Sequence |
| | | | | Same definition as ${\tt END7}$ but used during the second sample. |
| 4 | D1 | R/W | 0 | 2nd Sample Diff Input Select |
| | | | | Same definition as ${\tt D7}$ but used during the second sample. |
| 3 | TS0 | R/W | 0 | 1st Sample Temp Sensor Select |
| | | | | Same definition as ${\tt TS7}$ but used during the first sample. |
| 2 | IE0 | R/W | 0 | 1st Sample Interrupt Enable |
| | | | | Same definition as ${\tt IE7}$ but used during the first sample. |
| 1 | END0 | R/W | 0 | 1st Sample is End of Sequence |
| | | | | Same definition as ${\tt END7}$ but used during the first sample. |
| 0 | D0 | R/W | 0 | 1st Sample Diff Input Select |
| | | | | Same definition as ${\tt D7}$ but used during the first sample. |

Register 25: ADC Sample Sequence Input Multiplexer Select 3 (ADCSSMUX3), offset 0x0A0

This register defines the analog input configuration for a sample executed with Sample Sequencer 3. This register is 4-bits wide and contains information for one possible sample. See the **ADCSSMUX0** register on page 277 for detailed bit descriptions.

ADC Sample Sequence Input Multiplexer Select 3 (ADCSSMUX3)

Base 0x4003.8000 Offset 0x0A0


1:0

MUX0

R/W

0

Type R/W, reset 0x0000.0000



1st Sample Input Select


Register 26: ADC Sample Sequence Control 3 (ADCSSCTL3), offset 0x0A4

This register contains the configuration information for a sample executed with Sample Sequencer 3. The END bit is always set since there is only one sample in this sequencer. This register is 4-bits wide and contains information for one possible sample. See the **ADCSSCTL0** register on page 279 for detailed bit descriptions.

ADC Sample Sequence Control 3 (ADCSSCTL3)

Base 0x4003.8000 Offset 0x0A4

Type R/W, reset 0x0000.0002



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|------------|---|
| 31:4 | reserved | RO | 0x0000.000 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 3 | TS0 | R/W | 0 | 1st Sample Temp Sensor Select Same definition as TS7 but used during the first sample. |
| 2 | IE0 | R/W | 0 | 1st Sample Interrupt Enable Same definition as IE7 but used during the first sample. |
| 1 | END0 | R/W | 1 | 1st Sample is End of Sequence Same definition as END7 but used during the first sample. |
| 0 | D0 | R/W | 0 | Since this sequencer has only one entry, this bit must be set. 1st Sample Diff Input Select Same definition as D7 but used during the first sample. |


Register 27: ADC Test Mode Loopback (ADCTMLB), offset 0x100

This register provides loopback operation within the digital logic of the ADC, which can be useful in debugging software without having to provide actual analog stimulus. This test mode is entered by writing a value of 0x0000.0001 to this register. When data is read from the FIFO in loopback mode, the read-only portion of this register is returned.

ADC Test Mode Loopback (ADCTMLB)

Base 0x4003.8000

Offset 0x100 Type R/W, reset 0x0000.0000



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|------------|---|
| 31:1 | reserved | RO | 0x0000.000 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 0 | I B | R/W | 0 | Loopback Mode Enable |

When set, forces a loopback within the digital block to provide information on input and unique numbering. The ADCSSFIFOn registers do not provide sample data, but instead provide the 10-bit loopback data as shown below.

| Bit/Field | Name | Description |
|-----------|------|--|
| 9:6 | CNT | Continuous Sample Counter |
| | | Continuous sample counter that is initialized to 0 and counts each sample as it processed. This helps provide a unique value for the data received. |
| 5 | CONT | Continuation Sample Indicator |
| | | When set, indicates that this is a continuation sample. For example, if two sequencers were to run back-to-back, this indicates that the controller kept continuously sampling at full rate. |
| 4 | DIFF | Differential Sample Indicator |
| | | When set, indicates that this is a differential sample. |
| 3 | TS | Temp Sensor Sample Indicator |
| | | When set, indicates that this is a temperature sensor sample. |
| 2:0 | MUX | Analog Input Indicator |
| | | Indicates which analog input is to be sampled. |


12 Universal Asynchronous Receivers/Transmitters (UARTs)

Each Stellaris® Universal Asynchronous Receiver/Transmitter (UART) has the following features:

- Two fully programmable 16C550-type UARTs with IrDA support
- Separate 16x8 transmit (TX) and receive (RX) FIFOs to reduce CPU interrupt service loading
- Programmable baud-rate generator allowing speeds up to 1.5625 Mbps
- Programmable FIFO length, including 1-byte deep operation providing conventional double-buffered interface
- FIFO trigger levels of 1/8, 1/4, 1/2, 3/4, and 7/8
- Standard asynchronous communication bits for start, stop, and parity
- False-start bit detection
- Line-break generation and detection
- Fully programmable serial interface characteristics
 - 5, 6, 7, or 8 data bits
 - Even, odd, stick, or no-parity bit generation/detection
 - 1 or 2 stop bit generation
- IrDA serial-IR (SIR) encoder/decoder providing
 - Programmable use of IrDA Serial Infrared (SIR) or UART input/output
 - Support of IrDA SIR encoder/decoder functions for data rates up to 115.2 Kbps half-duplex
 - Support of normal 3/16 and low-power (1.41-2.23 μs) bit durations
 - Programmable internal clock generator enabling division of reference clock by 1 to 256 for low-power mode bit duration

12.1 Block Diagram

Figure 12-1. UART Module Block Diagram



12.2 Functional Description

Each Stellaris[®] UART performs the functions of parallel-to-serial and serial-to-parallel conversions. It is similar in functionality to a 16C550 UART, but is not register compatible.

The UART is configured for transmit and/or receive via the TXE and RXE bits of the **UART Control** (**UARTCTL**) register (see page 309). Transmit and receive are both enabled out of reset. Before any control registers are programmed, the UART must be disabled by clearing the UARTEN bit in **UARTCTL**. If the UART is disabled during a TX or RX operation, the current transaction is completed prior to the UART stopping.

The UART peripheral also includes a serial IR (SIR) encoder/decoder block that can be connected to an infrared transceiver to implement an IrDA SIR physical layer. The SIR function is programmed using the UARTCTL register.


12.2.1 Transmit/Receive Logic

The transmit logic performs parallel-to-serial conversion on the data read from the transmit FIFO. The control logic outputs the serial bit stream beginning with a start bit, and followed by the data

bits (LSB first), parity bit, and the stop bits according to the programmed configuration in the control registers. See Figure 12-2 on page 292 for details.

The receive logic performs serial-to-parallel conversion on the received bit stream after a valid start pulse has been detected. Overrun, parity, frame error checking, and line-break detection are also performed, and their status accompanies the data that is written to the receive FIFO.

Figure 12-2. UART Character Frame



12.2.2 Baud-Rate Generation

The baud-rate divisor is a 22-bit number consisting of a 16-bit integer and a 6-bit fractional part. The number formed by these two values is used by the baud-rate generator to determine the bit period. Having a fractional baud-rate divider allows the UART to generate all the standard baud rates.

The 16-bit integer is loaded through the **UART Integer Baud-Rate Divisor (UARTIBRD)** register (see page 305) and the 6-bit fractional part is loaded with the **UART Fractional Baud-Rate Divisor (UARTFBRD)** register (see page 306). The baud-rate divisor (BRD) has the following relationship to the system clock (where *BRDI* is the integer part of the BRD and *BRDF* is the fractional part, separated by a decimal place.)

```
BRD = BRDI + BRDF = UARTSysClk / (16 * Baud Rate)
```

where UARTSysClk is the system clock connected to the UART.

The 6-bit fractional number (that is to be loaded into the DIVFRAC bit field in the **UARTFBRD** register) can be calculated by taking the fractional part of the baud-rate divisor, multiplying it by 64, and adding 0.5 to account for rounding errors:

```
UARTFBRD[DIVFRAC] = integer(BRDF * 64 + 0.5)
```

The UART generates an internal baud-rate reference clock at 16x the baud-rate (referred to as Baud16). This reference clock is divided by 16 to generate the transmit clock, and is used for error detection during receive operations.

Along with the **UART Line Control**, **High Byte (UARTLCRH)** register (see page 307), the **UARTIBRD** and **UARTFBRD** registers form an internal 30-bit register. This internal register is only updated when a write operation to **UARTLCRH** is performed, so any changes to the baud-rate divisor must be followed by a write to the **UARTLCRH** register for the changes to take effect.

To update the baud-rate registers, there are four possible sequences:

- UARTIBRD write, UARTFBRD write, and UARTLCRH write
- UARTFBRD write, UARTIBRD write, and UARTLCRH write
- UARTIBRD write and UARTLCRH write
- UARTFBRD write and UARTLCRH write

12.2.3 Data Transmission

Data received or transmitted is stored in two 16-byte FIFOs, though the receive FIFO has an extra four bits per character for status information. For transmission, data is written into the transmit FIFO. If the UART is enabled, it causes a data frame to start transmitting with the parameters indicated in the **UARTLCRH** register. Data continues to be transmitted until there is no data left in the transmit FIFO. The BUSY bit in the **UART Flag (UARTFR)** register (see page 302) is asserted as soon as data is written to the transmit FIFO (that is, if the FIFO is non-empty) and remains asserted while data is being transmitted. The BUSY bit is negated only when the transmit FIFO is empty, and the last character has been transmitted from the shift register, including the stop bits. The UART can indicate that it is busy even though the UART may no longer be enabled.

When the receiver is idle (the UnRx is continuously 1) and the data input goes Low (a start bit has been received), the receive counter begins running and data is sampled on the eighth cycle of Baud16 (described in "Transmit/Receive Logic" on page 291).

The start bit is valid if UnRx is still low on the eighth cycle of Baud16, otherwise a false start bit is detected and it is ignored. Start bit errors can be viewed in the **UART Receive Status (UARTRSR)** register (see page 300). If the start bit was valid, successive data bits are sampled on every 16th cycle of Baud16 (that is, one bit period later) according to the programmed length of the data characters. The parity bit is then checked if parity mode was enabled. Data length and parity are defined in the **UARTLCRH** register.

Lastly, a valid stop bit is confirmed if UnRx is High, otherwise a framing error has occurred. When a full word is received, the data is stored in the receive FIFO, with any error bits associated with that word.

12.2.4 Serial IR (SIR)

The UART peripheral includes an IrDA serial-IR (SIR) encoder/decoder block. The IrDA SIR block provides functionality that converts between an asynchronous UART data stream, and half-duplex serial SIR interface. No analog processing is performed on-chip. The role of the SIR block is to provide a digital encoded output and decoded input to the UART. The UART signal pins can be connected to an infrared transceiver to implement an IrDA SIR physical layer link. The SIR block has two modes of operation:

- In normal IrDA mode, a zero logic level is transmitted as high pulse of 3/16th duration of the selected baud rate bit period on the output pin, while logic one levels are transmitted as a static LOW signal. These levels control the driver of an infrared transmitter, sending a pulse of light for each zero. On the reception side, the incoming light pulses energize the photo transistor base of the receiver, pulling its output LOW. This drives the UART input pin LOW.
- In low-power IrDA mode, the width of the transmitted infrared pulse is set to three times the period of the internally generated IrLPBaud16 signal (1.63 μs, assuming a nominal 1.8432 MHz frequency) by changing the appropriate bit in the **UARTCR** register. See page 304 for more information on IrDA low-power pulse-duration configuration.

Figure 12-3 on page 294 shows the UART transmit and receive signals, with and without IrDA modulation.

UnTx with IrDA

UnRx with IrDA

Figure 12-3. IrDA Data Modulation

In both normal and low-power IrDA modes:

- During transmission, the UART data bit is used as the base for encoding
- During reception, the decoded bits are transferred to the UART receive logic

The IrDA SIR physical layer specifies a half-duplex communication link, with a minimum 10 ms delay between transmission and reception. This delay must be generated by software because it is not automatically supported by the UART. The delay is required because the infrared receiver electronics might become biased, or even saturated from the optical power coupled from the adjacent transmitter LED. This delay is known as latency, or receiver setup time.

If the application does not require the use of the UnRx signal, the GPIO pin that has the UnRx signal as an alternate function must be configured as the UnRx signal and pulled High.

12.2.5 FIFO Operation

The UART has two 16-entry FIFOs; one for transmit and one for receive. Both FIFOs are accessed via the **UART Data (UARTDR)** register (see page 298). Read operations of the **UARTDR** register return a 12-bit value consisting of 8 data bits and 4 error flags while write operations place 8-bit data in the transmit FIFO.

Out of reset, both FIFOs are disabled and act as 1-byte-deep holding registers. The FIFOs are enabled by setting the FEN bit in **UARTLCRH** (page 307).

FIFO status can be monitored via the **UART Flag (UARTFR)** register (see page 302) and the **UART Receive Status (UARTRSR)** register. Hardware monitors empty, full and overrun conditions. The **UARTFR** register contains empty and full flags (TXFE, TXFF, RXFE, and RXFF bits) and the **UARTRSR** register shows overrun status via the OE bit.

The trigger points at which the FIFOs generate interrupts is controlled via the **UART Interrupt FIFO Level Select (UARTIFLS)** register (see page 311). Both FIFOs can be individually configured to trigger interrupts at different levels. Available configurations include 1/8, ½, ½, ¾, and 7/8. For example, if the ¼ option is selected for the receive FIFO, the UART generates a receive interrupt after 4 data bytes are received. Out of reset, both FIFOs are configured to trigger an interrupt at the ½ mark.

12.2.6 Interrupts

The UART can generate interrupts when the following conditions are observed:

- Overrun Error
- Break Error
- Parity Error
- Framing Error
- Receive Timeout
- Transmit (when condition defined in the TXIFLSEL bit in the UARTIFLS register is met)
- Receive (when condition defined in the RXIFLSEL bit in the **UARTIFLS** register is met)

All of the interrupt events are ORed together before being sent to the interrupt controller, so the UART can only generate a single interrupt request to the controller at any given time. Software can service multiple interrupt events in a single interrupt service routine by reading the **UART Masked Interrupt Status (UARTMIS)** register (see page 316).

The interrupt events that can trigger a controller-level interrupt are defined in the **UART Interrupt Mask (UARTIM**) register (see page 313) by setting the corresponding IM bit to 1. If interrupts are not used, the raw interrupt status is always visible via the **UART Raw Interrupt Status (UARTRIS)** register (see page 315).

Interrupts are always cleared (for both the **UARTMIS** and **UARTRIS** registers) by setting the corresponding bit in the **UART Interrupt Clear (UARTICR)** register (see page 317).

The receive timeout interrupt is asserted when the receive FIFO is not empty, and no further data is received over a 32-bit period. The receive timeout interrupt is cleared either when the FIFO becomes empty through reading all the data (or by reading the holding register), or when a 1 is written to the corresponding bit in the **UARTICR** register.

12.2.7 Loopback Operation

The UART can be placed into an internal loopback mode for diagnostic or debug work. This is accomplished by setting the $\tt LBE$ bit in the **UARTCTL** register (see page 309). In loopback mode, data transmitted on UnTx is received on the UnRx input.

12.2.8 IrDA SIR block

The IrDA SIR block contains an IrDA serial IR (SIR) protocol encoder/decoder. When enabled, the SIR block uses the UnTx and UnRx pins for the SIR protocol, which should be connected to an IR transceiver.

The SIR block can receive and transmit, but it is only half-duplex so it cannot do both at the same time. Transmission must be stopped before data can be received. The IrDA SIR physical layer specifies a minimum 10-ms delay between transmission and reception.

12.3 Initialization and Configuration

To use the UARTs, the peripheral clock must be enabled by setting the UART0 or UART1 bits in the RCGC1 register.

This section discusses the steps that are required to use a UART module. For this example, the UART clock is assumed to be 20 MHz and the desired UART configuration is:

■ 115200 baud rate

- Data length of 8 bits
- One stop bit
- No parity
- FIFOs disabled
- No interrupts

The first thing to consider when programming the UART is the baud-rate divisor (BRD), since the **UARTIBRD** and **UARTFBRD** registers must be written before the **UARTLCRH** register. Using the equation described in "Baud-Rate Generation" on page 292, the BRD can be calculated:

```
BRD = 20,000,000 / (16 * 115,200) = 10.8507
```

which means that the DIVINT field of the **UARTIBRD** register (see page 305) should be set to 10. The value to be loaded into the **UARTFBRD** register (see page 306) is calculated by the equation:

```
UARTFBRD[DIVFRAC] = integer(0.8507 * 64 + 0.5) = 54
```

With the BRD values in hand, the UART configuration is written to the module in the following order:

- 1. Disable the UART by clearing the UARTEN bit in the **UARTCTL** register.
- 2. Write the integer portion of the BRD to the **UARTIBRD** register.
- **3.** Write the fractional portion of the BRD to the **UARTFBRD** register.
- **4.** Write the desired serial parameters to the **UARTLCRH** register (in this case, a value of 0x0000.0060).
- **5.** Enable the UART by setting the UARTEN bit in the **UARTCTL** register.

12.4 Register Map

Table 12-1 on page 296 lists the UART registers. The offset listed is a hexadecimal increment to the register's address, relative to that UART's base address:

UART0: 0x4000.C000UART1: 0x4000.D000

Note: The UART must be disabled (see the UARTEN bit in the **UARTCTL** register on page 309) before any of the control registers are reprogrammed. When the UART is disabled during a TX or RX operation, the current transaction is completed prior to the UART stopping.

Table 12-1. UART Register Map

| Offset | Name | Туре | Reset | Description | See page |
|--------|-----------------|------|-------------|---------------------------------|-------------|
| 0x000 | UARTDR | R/W | 0x0000.0000 | UART Data | 298 |
| 0x004 | UARTRSR/UARTECR | R/W | 0x0000.0000 | UART Receive Status/Error Clear | 300 |
| 0x018 | UARTFR | RO | 0x0000.0090 | UART Flag | 302 |

Table 12-1. UART Register Map (continued)

| Offset | Name | Туре | Reset | Description | See page |
|--------|---------------|------|-------------|-----------------------------------|-------------|
| 0x020 | UARTILPR | R/W | 0x0000.0000 | UART IrDA Low-Power Register | 304 |
| 0x024 | UARTIBRD | R/W | 0x0000.0000 | UART Integer Baud-Rate Divisor | 305 |
| 0x028 | UARTFBRD | R/W | 0x0000.0000 | UART Fractional Baud-Rate Divisor | 306 |
| 0x02C | UARTLCRH | R/W | 0x0000.0000 | UART Line Control | 307 |
| 0x030 | UARTCTL | R/W | 0x0000.0300 | UART Control | 309 |
| 0x034 | UARTIFLS | R/W | 0x0000.0012 | UART Interrupt FIFO Level Select | 311 |
| 0x038 | UARTIM | R/W | 0x0000.0000 | UART Interrupt Mask | 313 |
| 0x03C | UARTRIS | RO | 0x0000.000F | UART Raw Interrupt Status | 315 |
| 0x040 | UARTMIS | RO | 0x0000.0000 | UART Masked Interrupt Status | 316 |
| 0x044 | UARTICR | W1C | 0x0000.0000 | UART Interrupt Clear | 317 |
| 0xFD0 | UARTPeriphID4 | RO | 0x0000.0000 | UART Peripheral Identification 4 | 319 |
| 0xFD4 | UARTPeriphID5 | RO | 0x0000.0000 | UART Peripheral Identification 5 | 320 |
| 0xFD8 | UARTPeriphID6 | RO | 0x0000.0000 | UART Peripheral Identification 6 | 321 |
| 0xFDC | UARTPeriphID7 | RO | 0x0000.0000 | UART Peripheral Identification 7 | 322 |
| 0xFE0 | UARTPeriphID0 | RO | 0x0000.0011 | UART Peripheral Identification 0 | 323 |
| 0xFE4 | UARTPeriphID1 | RO | 0x0000.0000 | UART Peripheral Identification 1 | 324 |
| 0xFE8 | UARTPeriphID2 | RO | 0x0000.0018 | UART Peripheral Identification 2 | 325 |
| 0xFEC | UARTPeriphID3 | RO | 0x0000.0001 | UART Peripheral Identification 3 | 326 |
| 0xFF0 | UARTPCellID0 | RO | 0x0000.000D | UART PrimeCell Identification 0 | 327 |
| 0xFF4 | UARTPCellID1 | RO | 0x0000.00F0 | UART PrimeCell Identification 1 | 328 |
| 0xFF8 | UARTPCellID2 | RO | 0x0000.0005 | UART PrimeCell Identification 2 | 329 |
| 0xFFC | UARTPCellID3 | RO | 0x0000.00B1 | UART PrimeCell Identification 3 | 330 |

12.5 Register Descriptions

The remainder of this section lists and describes the UART registers, in numerical order by address offset.

Register 1: UART Data (UARTDR), offset 0x000

Important: Use caution when reading this register. Performing a read may change bit status.

This register is the data register (the interface to the FIFOs).

When FIFOs are enabled, data written to this location is pushed onto the transmit FIFO. If FIFOs are disabled, data is stored in the transmitter holding register (the bottom word of the transmit FIFO). A write to this register initiates a transmission from the UART.


For received data, if the FIFO is enabled, the data byte and the 4-bit status (break, frame, parity, and overrun) is pushed onto the 12-bit wide receive FIFO. If FIFOs are disabled, the data byte and status are stored in the receiving holding register (the bottom word of the receive FIFO). The received data can be retrieved by reading this register.

UART Data (UARTDR)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000

Offset 0x000

Type R/W, reset 0x0000.0000



| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|-------|---|
| 31:12 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 11 | OE | RO | 0 | UART Overrun Error The OE values are defined as follows: Value Description 0 There has been no data loss due to a FIFO overrun. 1 New data was received when the FIFO was full, resulting in |
| 10 | BE | RO | 0 | data loss. UART Break Error |

This bit is set to 1 when a break condition is detected, indicating that the receive data input was held Low for longer than a full-word transmission time (defined as start, data, parity, and stop bits).

In FIFO mode, this error is associated with the character at the top of the FIFO. When a break occurs, only one 0 character is loaded into the FIFO. The next character is only enabled after the received data input goes to a 1 (marking state) and the next valid start bit is received.

| Bit/Field | Name | Туре | Reset | Description |
|-----------|------|------|-------|--|
| 9 | PE | RO | 0 | UART Parity Error |
| | | | | This bit is set to 1 when the parity of the received data character does not match the parity defined by bits 2 and 7 of the UARTLCRH register. |
| | | | | In FIFO mode, this error is associated with the character at the top of the FIFO. |
| 8 | FE | RO | 0 | UART Framing Error |
| | | | | This bit is set to 1 when the received character does not have a valid stop bit (a valid stop bit is 1). |
| 7:0 | DATA | R/W | 0 | Data Transmitted or Received |
| | | | | When written, the data that is to be transmitted via the UART. When read, the data that was received by the UART. |

Register 2: UART Receive Status/Error Clear (UARTRSR/UARTECR), offset 0x004

The UARTRSR/UARTECR register is the receive status register/error clear register.

In addition to the **UARTDR** register, receive status can also be read from the **UARTRSR** register. If the status is read from this register, then the status information corresponds to the entry read from **UARTDR** prior to reading **UARTRSR**. The status information for overrun is set immediately when an overrun condition occurs.

The **UARTRSR** register cannot be written.


A write of any value to the **UARTECR** register clears the framing, parity, break, and overrun errors. All the bits are cleared to 0 on reset.

Reads

UART Receive Status/Error Clear (UARTRSR/UARTECR)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 Offset 0x004

Type RO, reset 0x0000.0000



| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|-------|--|
| 31:4 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 3 | OE | RO | 0 | UART Overrun Error |
| | | | | When this bit is set to 1, data is received and the FIFO is already full. This bit is cleared to 0 by a write to UARTECR . |
| | | | | The FIFO contents remain valid since no further data is written when the FIFO is full, only the contents of the shift register are overwritten. The CPU must now read the data in order to empty the FIFO. |
| 2 | BE | RO | 0 | UART Break Error |

This bit is set to 1 when a break condition is detected, indicating that the received data input was held Low for longer than a full-word transmission time (defined as start, data, parity, and stop bits).

This bit is cleared to 0 by a write to **UARTECR**.

In FIFO mode, this error is associated with the character at the top of the FIFO. When a break occurs, only one 0 character is loaded into the FIFO. The next character is only enabled after the receive data input goes to a 1 (marking state) and the next valid start bit is received.

| Bit/Field | Name | Type | Reset | Description |
|-----------|------|------|-------|--|
| 1 | PE | RO | 0 | UART Parity Error |
| | | | | This bit is set to 1 when the parity of the received data character does not match the parity defined by bits 2 and 7 of the UARTLCRH register. |
| | | | | This bit is cleared to 0 by a write to UARTECR . |
| 0 | FE | RO | 0 | UART Framing Error |
| | | | | This bit is set to 1 when the received character does not have a valid stop bit (a valid stop bit is 1). |

stop bit (a valid stop bit is 1).


This bit is cleared to 0 by a write to **UARTECR**.

In FIFO mode, this error is associated with the character at the top of the FIFO.

Writes

UART Receive Status/Error Clear (UARTRSR/UARTECR)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 Offset 0x004 Type WO, reset 0x0000.0000



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|-------|---|
| 31:8 | reserved | WO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 7:0 | DATA | WO | 0 | Error Clear |

A write to this register of any data clears the framing, parity, break, and overrun flags.

Register 3: UART Flag (UARTFR), offset 0x018


The UARTFR register is the flag register. After reset, the TXFF, RXFF, and BUSY bits are 0, and TXFE and RXFE bits are 1.

UART Flag (UARTFR)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000

Offset 0x018

Type RO, reset 0x0000.0090



| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|-------|---|
| 31:8 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 7 | TXFE | RO | 1 | UART Transmit FIFO Empty |
| | | | | The meaning of this bit depends on the state of the ${\tt FEN}$ bit in the ${\tt UARTLCRH}$ register. |
| | | | | If the FIFO is disabled (FEN is 0), this bit is set when the transmit holding register is empty. |
| | | | | If the FIFO is enabled (FEN is 1), this bit is set when the transmit FIFO is empty. |
| 6 | RXFF | RO | 0 | UART Receive FIFO Full |
| | | | | The meaning of this bit depends on the state of the ${\tt FEN}$ bit in the ${\tt UARTLCRH}$ register. |
| | | | | If the FIFO is disabled, this bit is set when the receive holding register is full. |
| | | | | If the FIFO is enabled, this bit is set when the receive FIFO is full. |
| 5 | TXFF | RO | 0 | UART Transmit FIFO Full |
| | | | | The meaning of this bit depends on the state of the ${\tt FEN}$ bit in the ${\tt UARTLCRH}$ register. |
| | | | | If the EIEO is disabled, this bit is set when the transmit holding register |

If the FIFO is disabled, this bit is set when the transmit holding register is full.

If the FIFO is enabled, this bit is set when the transmit FIFO is full.

| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|-------|---|
| 4 | RXFE | RO | 1 | UART Receive FIFO Empty |
| | | | | The meaning of this bit depends on the state of the ${\tt FEN}$ bit in the ${\tt UARTLCRH}$ register. |
| | | | | If the FIFO is disabled, this bit is set when the receive holding register is empty. |
| | | | | If the FIFO is enabled, this bit is set when the receive FIFO is empty. |
| 3 | BUSY | RO | 0 | UART Busy |
| | | | | When this bit is 1, the UART is busy transmitting data. This bit remains set until the complete byte, including all stop bits, has been sent from the shift register. |
| | | | | This bit is set as soon as the transmit FIFO becomes non-empty (regardless of whether UART is enabled). |
| 2:0 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |

Register 4: UART IrDA Low-Power Register (UARTILPR), offset 0x020

The **UARTILPR** register is an 8-bit read/write register that stores the low-power counter divisor value used to derive the low-power SIR pulse width clock by dividing down the system clock (SysClk). All the bits are cleared to 0 when reset.

The internal IrlPBaud16 clock is generated by dividing down SysClk according to the low-power divisor value written to **UARTILPR**. The duration of SIR pulses generated when low-power mode is enabled is three times the period of the IrlPBaud16 clock. The low-power divisor value is calculated as follows:

ILPDVSR = SysClk / F_{IrLPBaud16}

where $F_{IrLPBaud16}$ is nominally 1.8432 MHz.


You must choose the divisor so that $1.42\,\mathrm{MHz} < \mathrm{F}_{\mathtt{IrlPBaud16}} < 2.12\,\mathrm{MHz}$, which results in a low-power pulse duration of $1.41-2.11\,\mu s$ (three times the period of $\mathtt{IrlPBaud16}$). The minimum frequency of $\mathtt{IrlPBaud16}$ ensures that pulses less than one period of $\mathtt{IrlPBaud16}$ are rejected, but that pulses greater than $1.4\,\mu s$ are accepted as valid pulses.

Note: Zero is an illegal value. Programming a zero value results in no IrLPBaud16 pulses being generated.

UART IrDA Low-Power Register (UARTILPR)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 Offset 0x020

Type R/W, reset 0x0000.0000



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|-------|---|
| 31:8 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 7:0 | ILPDVSR | R/W | 0x00 | IrDA Low-Power Divisor |


This is an 8-bit low-power divisor value.


Register 5: UART Integer Baud-Rate Divisor (UARTIBRD), offset 0x024

The **UARTIBRD** register is the integer part of the baud-rate divisor value. All the bits are cleared on reset. The minimum possible divide ratio is 1 (when **UARTIBRD**=0), in which case the **UARTFBRD** register is ignored. When changing the **UARTIBRD** register, the new value does not take effect until transmission/reception of the current character is complete. Any changes to the baud-rate divisor must be followed by a write to the **UARTLCRH** register. See "Baud-Rate Generation" on page 292 for configuration details.

UART Integer Baud-Rate Divisor (UARTIBRD)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 Offset 0x024





| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|--------|---|
| 31:16 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 15:0 | DIVINT | R/W | 0x0000 | Integer Baud-Rate Divisor |

Register 6: UART Fractional Baud-Rate Divisor (UARTFBRD), offset 0x028


The **UARTFBRD** register is the fractional part of the baud-rate divisor value. All the bits are cleared on reset. When changing the **UARTFBRD** register, the new value does not take effect until transmission/reception of the current character is complete. Any changes to the baud-rate divisor must be followed by a write to the **UARTLCRH** register. See "Baud-Rate Generation" on page 292 for configuration details.

UART Fractional Baud-Rate Divisor (UARTFBRD)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000

Offset 0x028

Type R/W, reset 0x0000.0000



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|-------|---|
| 31:6 | reserved | RO | 0x00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 5:0 | DIVFRAC | R/W | 0x000 | Fractional Baud-Rate Divisor |

Register 7: UART Line Control (UARTLCRH), offset 0x02C

The **UARTLCRH** register is the line control register. Serial parameters such as data length, parity, and stop bit selection are implemented in this register.


When updating the baud-rate divisor (**UARTIBRD** and/or **UARTIFRD**), the **UARTLCRH** register must also be written. The write strobe for the baud-rate divisor registers is tied to the **UARTLCRH** register.

UART Line Control (UARTLCRH)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000

Offset 0x02C

Type R/W, reset 0x0000.0000



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|-------|---|
| 31:8 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 7 | SPS | R/W | 0 | UART Stick Parity Select |
| | | | | When bits 1, 2, and 7 of UARTLCRH are set, the parity bit is transmitted and checked as a 0. When bits 1 and 7 are set and 2 is cleared, the parity bit is transmitted and checked as a 1. |
| | | | | When this bit is cleared, stick parity is disabled. |
| 6:5 | WLEN | R/W | 0 | UART Word Length |
| | | | | The bits indicate the number of data bits transmitted or received in a frame as follows: |
| | | | | Value Description |
| | | | | 0x3 8 bits |
| | | | | 0x2 7 bits |
| | | | | 0x1 6 bits |
| | | | | 0x0 5 bits (default) |
| 4 | FEN | R/W | 0 | UART Enable FIFOs |
| | | | | If this bit is set to 1, transmit and receive FIFO buffers are enabled (FIFO |

If this bit is set to 1, transmit and receive FIFO buffers are enabled (FIFO mode).

When cleared to 0, FIFOs are disabled (Character mode). The FIFOs become 1-byte-deep holding registers.

| Bit/Field | Name | Туре | Reset | Description |
|-----------|------|------|-------|--|
| 3 | STP2 | R/W | 0 | UART Two Stop Bits Select |
| | | | | If this bit is set to 1, two stop bits are transmitted at the end of a frame. The receive logic does not check for two stop bits being received. |
| 2 | EPS | R/W | 0 | UART Even Parity Select |
| | | | | If this bit is set to 1, even parity generation and checking is performed during transmission and reception, which checks for an even number of 1s in data and parity bits. |
| | | | | When cleared to 0, then odd parity is performed, which checks for an odd number of 1s. |
| | | | | This bit has no effect when parity is disabled by the ${\tt PEN}$ bit. |
| 1 | PEN | R/W | 0 | UART Parity Enable |
| | | | | If this bit is set to 1, parity checking and generation is enabled; otherwise, parity is disabled and no parity bit is added to the data frame. |
| 0 | BRK | R/W | 0 | UART Send Break |
| | | | | If this bit is set to 1, a Low level is continually output on the ${\tt UnTX}$ output, after completing transmission of the current character. For the proper execution of the break command, the software must set this bit for at least two frames (character periods). For normal use, this bit must be cleared to 0. |

Register 8: UART Control (UARTCTL), offset 0x030

The **UARTCTL** register is the control register. All the bits are cleared on reset except for the Transmit Enable (TXE) and Receive Enable (RXE) bits, which are set to 1.

To enable the UART module, the UARTEN bit must be set to 1. If software requires a configuration change in the module, the UARTEN bit must be cleared before the configuration changes are written. If the UART is disabled during a transmit or receive operation, the current transaction is completed prior to the UART stopping.

Note: The **UARTCTL** register should not be changed while the UART is enabled or else the results are unpredictable. The following sequence is recommended for making changes to the **UARTCTL** register.

- 1. Disable the UART.
- 2. Wait for the end of transmission or reception of the current character.
- 3. Flush the transmit FIFO by disabling bit 4 (FEN) in the line control register (UARTLCRH).
- **4.** Reprogram the control register.

Type

Reset

5. Enable the UART.


UART Control (UARTCTL)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 Offset 0x030

Type R/W, reset 0x0000.0300

Bit/Field

Name



| 31:10 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
|-------|----------|-----|---|---|
| 9 | RXE | R/W | 1 | UART Receive Enable |
| | | | | If this bit is set to 1, the receive section of the UART is enabled. When the UART is disabled in the middle of a receive, it completes the current character before stopping. |
| | | | | Note: To enable reception, the UARTEN bit must also be set. |
| 8 | TXE | R/W | 1 | UART Transmit Enable |
| | | | | If the both is not to at the discount of the LIADT is such bed Nilson |

Description

If this bit is set to 1, the transmit section of the UART is enabled. When the UART is disabled in the middle of a transmission, it completes the current character before stopping.

Note: To enable transmission, the UARTEN bit must also be set.

| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|-------|--|
| 7 | LBE | R/W | 0 | UART Loop Back Enable |
| | | | | If this bit is set to 1, the ${\tt UnTX}$ path is fed through the ${\tt UnRX}$ path. |
| 6:3 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 2 | SIRLP | R/W | 0 | UART SIR Low Power Mode |
| | | | | This bit selects the IrDA encoding mode. If this bit is cleared to 0, low-level bits are transmitted as an active High pulse with a width of 3/16th of the bit period. If this bit is set to 1, low-level bits are transmitted with a pulse width which is 3 times the period of the IrLPBaud16 input signal, regardless of the selected bit rate. Setting this bit uses less power, but might reduce transmission distances. See page 304 for more information. |
| 1 | SIREN | R/W | 0 | UART SIR Enable |
| | | | | If this bit is set to 1, the IrDA SIR block is enabled, and the UART will transmit and receive data using SIR protocol. |
| 0 | UARTEN | R/W | 0 | UART Enable |
| | | | | If this bit is set to 1, the UART is enabled. When the UART is disabled in the middle of transmission or reception, it completes the current character before stopping. |

Register 9: UART Interrupt FIFO Level Select (UARTIFLS), offset 0x034

The **UARTIFLS** register is the interrupt FIFO level select register. You can use this register to define the FIFO level at which the TXRIS and RXRIS bits in the **UARTRIS** register are triggered.

The interrupts are generated based on a transition through a level rather than being based on the level. That is, the interrupts are generated when the fill level progresses through the trigger level. For example, if the receive trigger level is set to the half-way mark, the interrupt is triggered as the module is receiving the 9th character.


Out of reset, the TXIFLSEL and RXIFLSEL bits are configured so that the FIFOs trigger an interrupt at the half-way mark.

UART Interrupt FIFO Level Select (UARTIFLS)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000

Offset 0x034

Type R/W, reset 0x0000.0012



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|-------|---|
| 31:6 | reserved | RO | 0x00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 5:3 | RXIFLSEL | R/W | 0x2 | UART Receive Interrupt FIFO Level Select |

The trigger points for the receive interrupt are as follows:

Value Description

0x0 RX FIFO ≥ 1/8 full

0x1 RX FIFO ≥ ½ full

0x2 RX FIFO ≥ ½ full (default)

0x3 RX FIFO ≥ ¾ full

0x4 RX FIFO ≥ 7/8 full

0x5-0x7 Reserved

| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|-------|---|
| 2:0 | TXIFLSEL | R/W | 0x2 | UART Transmit Interrupt FIFO Level Select |
| | | | | The trigger points for the transmit interrupt are as follows: |
| | | | | Value Description |
| | | | | 0x0 TX FIFO ≤ 1/8 full |
| | | | | 0x1 TX FIFO ≤ ¼ full |
| | | | | 0x2 TX FIFO ≤ ½ full (default) |
| | | | | 0x3 TX FIFO ≤ ¾ full |
| | | | | 0x4 TX FIFO ≤ 7/8 full |
| | | | | 0x5-0x7 Reserved |

Register 10: UART Interrupt Mask (UARTIM), offset 0x038

The **UARTIM** register is the interrupt mask set/clear register.

On a read, this register gives the current value of the mask on the relevant interrupt. Writing a 1 to a bit allows the corresponding raw interrupt signal to be routed to the interrupt controller. Writing a 0 prevents the raw interrupt signal from being sent to the interrupt controller.

23

22

21

20

Setting this bit to 1 promotes the ${\tt TXIM}$ interrupt to the interrupt controller.

19

18

17

16

UART Interrupt Mask (UARTIM)

30

28

27

26

25

24

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 Offset 0x038

Type R/W, reset 0x0000.0000

31

| | | | 1 | | | | | rese | rved | | | | | 1 | 1 | |
|---------------|-----------|------------|----------|---------|---------|----------|---------------------------------|---|---|-------------|-----------|------------|------------|------------|-------------------------|------------|
| Type Reset | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 |
| | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | | | reserved | | | OEIM | BEIM | PEIM | FEIM | RTIM | TXIM | RXIM | | rese | erved | |
| Type Reset | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | R/W 0 | R/W 0 | R/W 0 | R/W 0 | R/W 0 | R/W 0 | R/W 0 | RO 0 | RO 0 | RO 0 | RO 0 |
| E | Bit/Field | Field Name | | Ту | ре | Reset | Description | | | | | | | | | |
| | 31:11 | | reserved | | R | 0 | 0x00 | com | patibility | with futu | ure produ | | value of | a reserv | t. To prov ed bit sh | |
| | 10 OEIM | | R | W | 0 | UAF | RT Overr | un Error | Interrup | t Mask | | | | | | |
| | | | | | | | On a | a read, th | ne currer | nt mask t | for the O | EIM inte | rrupt is r | eturned. | | |
| | | | | | | | | Sett | Setting this bit to 1 promotes the OEIM interrupt to the interrupt controller. | | | | | | | |
| | 9 BEIM | | R/W | | 0 | UAF | UART Break Error Interrupt Mask | | | | | | | | | |
| | | | | | | | | On a | a read, th | ne currer | nt mask t | for the BI | EIM inte | rrupt is r | eturned. | |
| | | | | | | | | Sett | ing this b | it to 1 pro | omotes th | пе веімі | interrupt | to the in | terrupt co | ontroller. |
| | 8 | | PEI | М | R/ | W | 0 | UART Parity Error Interrupt Mask | | | | | | | | |
| | | | | | | | | On a | On a read, the current mask for the PEIM interrupt is returned. | | | | | | | |
| | | | | | | | | Sett | Setting this bit to 1 promotes the PEIM interrupt to the interrupt controller. | | | | | | | |
| | 7 | | FEI | М | R | W | 0 | UAF | UART Framing Error Interrupt Mask | | | | | | | |
| | | | | | | | | On a read, the current mask for the FEIM interrupt is returned. | | | | | | | | |
| | | | | | | | | Sett | ing this b | it to 1 pro | omotes th | ne FEIM | interrupt | to the in | terrupt co | ontroller. |
| | 6 | | RTII | М | R | W | 0 | ΠΑΕ | RT Recei | ve Time | -Out Inte | rrupt Ma | ek | | | |
| | O | | 13111 | VI | 10 | ** | O | | | | | • | | rrupt is r | eturned | |
| | | | | | | | | | On a read, the current mask for the RTIM interrupt is returned. Setting this bit to 1 promotes the RTIM interrupt to the interrupt controller. | | | | | | | ontroller. |
| | 5 | | TXII | .4 | R | ۱۸/ | 0 | | UART Transmit Interrupt Mask | | | | | | | |
| | Э | | I XII | VI | K/ | VV | U | | | | • | | VTM into | rrunt ie r | eturned | |
| | | | | | | | | OH a | On a read, the current mask for the TXIM interrupt is returned. | | | | | | | |

| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|-------|---|
| 4 | RXIM | R/W | 0 | UART Receive Interrupt Mask |
| | | | | On a read, the current mask for the ${\tt RXIM}$ interrupt is returned. |
| | | | | Setting this bit to 1 promotes the ${\tt RXIM}$ interrupt to the interrupt controller. |
| 3:0 | reserved | RO | 0x00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |

Register 11: UART Raw Interrupt Status (UARTRIS), offset 0x03C

The **UARTRIS** register is the raw interrupt status register. On a read, this register gives the current raw status value of the corresponding interrupt. A write has no effect.

UART Raw Interrupt Status (UARTRIS)

28

26

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 Offset 0x03C

Type RO, reset 0x0000.000F

30

31

7

6

5

4

3:0

FERIS

RTRIS

TXRIS

RXRIS

reserved

RO

RO

RO

RO

RO

0

0

0

0

0xF

| | | | | | | | | rese | rved | | | | | | | |
|-------|-------|----|---------------|-----|----|---------|---------------|---------------------|--|------------------------|----------------------|-------------------------------------|----------------------|-------------|-----------|----|
| Туре | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | | | reserved | | | OERIS | BERIS | PERIS | FERIS | RTRIS | TXRIS | RXRIS | | rese | rved | |
| Туре | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 |
| | 31:11 | | Nam reserv | /ed | R | pe O | Reset 0x00 | Soft com pres | patibility erved a | with futo cross a r | ure produ ead-mod | he value ucts, the dify-write | value of operatio | a reserv | • | |
| | 10 | | OER | | | 0 | 0 | Give | UART Overrun Error Raw Interrupt Status Gives the raw interrupt state (prior to masking) of this interrupt. | | | | | | | |
| | 9 | | BER | IS | R | 0 | 0 | | | | | rupt Statu (prior to i | |) of this i | interrupt | - |
| | 8 | | PER | IS | R | 0 | 0 | | • | | | rupt Statu (prior to i | |) of this i | interrupt | - |

UART Framing Error Raw Interrupt Status

UART Transmit Raw Interrupt Status

UART Receive Raw Interrupt Status

UART Receive Time-Out Raw Interrupt Status

preserved across a read-modify-write operation.

Gives the raw interrupt state (prior to masking) of this interrupt.

Gives the raw interrupt state (prior to masking) of this interrupt.

Gives the raw interrupt state (prior to masking) of this interrupt.

Gives the raw interrupt state (prior to masking) of this interrupt.

Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be


Register 12: UART Masked Interrupt Status (UARTMIS), offset 0x040

The **UARTMIS** register is the masked interrupt status register. On a read, this register gives the current masked status value of the corresponding interrupt. A write has no effect.

UART Masked Interrupt Status (UARTMIS)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 Offset 0x040

Type RO, reset 0x0000.0000



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|-------|---|
| 31:11 | reserved | RO | 0x00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 10 | OEMIS | RO | 0 | UART Overrun Error Masked Interrupt Status |
| | | | | Gives the masked interrupt state of this interrupt. |
| 9 | BEMIS | RO | 0 | UART Break Error Masked Interrupt Status |
| | | | | Gives the masked interrupt state of this interrupt. |
| 8 | PEMIS | RO | 0 | UART Parity Error Masked Interrupt Status |
| | | | | Gives the masked interrupt state of this interrupt. |
| 7 | FEMIS | RO | 0 | UART Framing Error Masked Interrupt Status |
| | | | | Gives the masked interrupt state of this interrupt. |
| 6 | RTMIS | RO | 0 | UART Receive Time-Out Masked Interrupt Status |
| | | | | Gives the masked interrupt state of this interrupt. |
| 5 | TXMIS | RO | 0 | UART Transmit Masked Interrupt Status |
| | | | | Gives the masked interrupt state of this interrupt. |
| 4 | RXMIS | RO | 0 | UART Receive Masked Interrupt Status |
| | | | | Gives the masked interrupt state of this interrupt. |
| 3:0 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |

Register 13: UART Interrupt Clear (UARTICR), offset 0x044

The **UARTICR** register is the interrupt clear register. On a write of 1, the corresponding interrupt (both raw interrupt and masked interrupt, if enabled) is cleared. A write of 0 has no effect.

UART Interrupt Clear (UARTICR)


UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 Offset 0x044

8

PEIC

W1C

Type W1C, reset 0x0000.0000



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|-------|---|
| 31:11 | reserved | RO | 0x00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 10 | OEIC | W1C | 0 | Overrun Error Interrupt Clear |
| | | | | The OEIC values are defined as follows: |
| | | | | Value Description |
| | | | | 0 No effect on the interrupt. |
| | | | | 1 Clears interrupt. |
| 9 | BEIC | W1C | 0 | Break Error Interrupt Clear |
| | | | | The BEIC values are defined as follows: |
| | | | | Value Description |
| | | | | 0 No effect on the interrupt. |
| | | | | 1 Clears interrupt. |

Parity Error Interrupt Clear

The PEIC values are defined as follows:

Value Description

- No effect on the interrupt.
- Clears interrupt.

| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|-------|---|
| 7 | FEIC | W1C | 0 | Framing Error Interrupt Clear |
| | | | | The FEIC values are defined as follows: |
| | | | | Value Description |
| | | | | 0 No effect on the interrupt. |
| | | | | 1 Clears interrupt. |
| 6 | RTIC | W1C | 0 | Receive Time-Out Interrupt Clear |
| | | | | The RTIC values are defined as follows: |
| | | | | Value Description |
| | | | | 0 No effect on the interrupt. |
| | | | | 1 Clears interrupt. |
| 5 | TXIC | W1C | 0 | Transmit Interrupt Clear |
| | | | | The TXIC values are defined as follows: |
| | | | | Value Description |
| | | | | 0 No effect on the interrupt. |
| | | | | 1 Clears interrupt. |
| 4 | RXIC | W1C | 0 | Receive Interrupt Clear |
| | | | | The RXIC values are defined as follows: |
| | | | | Value Description |
| | | | | 0 No effect on the interrupt. |
| | | | | 1 Clears interrupt. |
| 3:0 | reserved | RO | 0x00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |


Register 14: UART Peripheral Identification 4 (UARTPeriphID4), offset 0xFD0

The **UARTPeriphIDn** registers are hard-coded and the fields within the registers determine the reset values.

UART Peripheral Identification 4 (UARTPeriphID4)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 Offset 0xFD0

Type RO, reset 0x0000.0000



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|--------|---|
| 31:8 | reserved | RO | 0x00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 7:0 | PID4 | RO | 0x0000 | UART Peripheral ID Register[7:0] |


Register 15: UART Peripheral Identification 5 (UARTPeriphID5), offset 0xFD4

The **UARTPeriphIDn** registers are hard-coded and the fields within the registers determine the reset values.

UART Peripheral Identification 5 (UARTPeriphID5)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 Offset 0xFD4

Type RO, reset 0x0000.0000



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|--------|---|
| 31:8 | reserved | RO | 0x00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 7:0 | PID5 | RO | 0x0000 | UART Peripheral ID Register[15:8] |


Register 16: UART Peripheral Identification 6 (UARTPeriphID6), offset 0xFD8

The **UARTPeriphIDn** registers are hard-coded and the fields within the registers determine the reset values.

UART Peripheral Identification 6 (UARTPeriphID6)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 Offset 0xFD8

Type RO, reset 0x0000.0000



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|--------|---|
| 31:8 | reserved | RO | 0x00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 7:0 | PID6 | RO | 0x0000 | UART Peripheral ID Register[23:16] |


Register 17: UART Peripheral Identification 7 (UARTPeriphID7), offset 0xFDC

The **UARTPeriphIDn** registers are hard-coded and the fields within the registers determine the reset values.

UART Peripheral Identification 7 (UARTPeriphID7)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 Offset 0xFDC

Type RO, reset 0x0000.0000



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|--------|---|
| 31:8 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 7:0 | PID7 | RO | 0x0000 | UART Peripheral ID Register[31:24] |


Register 18: UART Peripheral Identification 0 (UARTPeriphID0), offset 0xFE0

The **UARTPeriphIDn** registers are hard-coded and the fields within the registers determine the reset values.

UART Peripheral Identification 0 (UARTPeriphID0)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 Offset 0xFE0

Type RO, reset 0x0000.0011



| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|-------|---|
| 31:8 | reserved | RO | 0x00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 7:0 | PID0 | RO | 0x11 | UART Peripheral ID Register[7:0] |


Register 19: UART Peripheral Identification 1 (UARTPeriphID1), offset 0xFE4

The **UARTPeriphIDn** registers are hard-coded and the fields within the registers determine the reset values.

UART Peripheral Identification 1 (UARTPeriphID1)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 Offset 0xFE4

Type RO, reset 0x0000.0000



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|-------|---|
| 31:8 | reserved | RO | 0x00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 7:0 | PID1 | RO | 0x00 | UART Peripheral ID Register[15:8] |


Register 20: UART Peripheral Identification 2 (UARTPeriphID2), offset 0xFE8

The **UARTPeriphIDn** registers are hard-coded and the fields within the registers determine the reset values.

UART Peripheral Identification 2 (UARTPeriphID2)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 Offset 0xFE8

Offset 0xFE8 Type RO, reset 0x0000.0018



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|-------|---|
| 31:8 | reserved | RO | 0x00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 7:0 | PID2 | RO | 0x18 | UART Peripheral ID Register[23:16] |


Register 21: UART Peripheral Identification 3 (UARTPeriphID3), offset 0xFEC

The **UARTPeriphIDn** registers are hard-coded and the fields within the registers determine the reset values.

UART Peripheral Identification 3 (UARTPeriphID3)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 Offset 0xFEC

Type RO, reset 0x0000.0001



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|-------|---|
| 31:8 | reserved | RO | 0x00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 7:0 | PID3 | RO | 0x01 | UART Peripheral ID Register[31:24] |


Register 22: UART PrimeCell Identification 0 (UARTPCellID0), offset 0xFF0

The **UARTPCellIDn** registers are hard-coded and the fields within the registers determine the reset values.

UART PrimeCell Identification 0 (UARTPCellID0)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 Offset 0xFF0

Type RO, reset 0x0000.000D



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|-------|---|
| 31:8 | reserved | RO | 0x00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 7:0 | CID0 | RO | 0x0D | UART PrimeCell ID Register[7:0] |


Register 23: UART PrimeCell Identification 1 (UARTPCellID1), offset 0xFF4

The **UARTPCellIDn** registers are hard-coded and the fields within the registers determine the reset values.

UART PrimeCell Identification 1 (UARTPCellID1)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 Offset 0xFF4

Type RO, reset 0x0000.00F0



| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|-------|---|
| 31:8 | reserved | RO | 0x00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 7:0 | CID1 | RO | 0xF0 | UART PrimeCell ID Register[15:8] |


Register 24: UART PrimeCell Identification 2 (UARTPCellID2), offset 0xFF8

The **UARTPCellIDn** registers are hard-coded and the fields within the registers determine the reset values.

UART PrimeCell Identification 2 (UARTPCellID2)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 Offset 0xFF8

Type RO, reset 0x0000.0005



| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|-------|---|
| 31:8 | reserved | RO | 0x00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 7:0 | CID2 | RO | 0x05 | UART PrimeCell ID Register[23:16] |


Register 25: UART PrimeCell Identification 3 (UARTPCellID3), offset 0xFFC

The **UARTPCellIDn** registers are hard-coded and the fields within the registers determine the reset values.

UART PrimeCell Identification 3 (UARTPCellID3)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 Offset 0xFFC

Type RO, reset 0x0000.00B1



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|-------|---|
| 31:8 | reserved | RO | 0x00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 7:0 | CID3 | RO | 0xB1 | UART PrimeCell ID Register[31:24] |

13 Synchronous Serial Interface (SSI)


The Stellaris[®] Synchronous Serial Interface (SSI) is a master or slave interface for synchronous serial communication with peripheral devices that have either Freescale SPI, MICROWIRE, or Texas Instruments synchronous serial interfaces.

The Stellaris® SSI module has the following features:

- Master or slave operation
- Programmable clock bit rate and prescale
- Separate transmit and receive FIFOs, 16 bits wide, 8 locations deep
- Programmable interface operation for Freescale SPI, MICROWIRE, or Texas Instruments synchronous serial interfaces
- Programmable data frame size from 4 to 16 bits
- Internal loopback test mode for diagnostic/debug testing

13.1 Block Diagram

Figure 13-1. SSI Module Block Diagram



13.2 Functional Description

The SSI performs serial-to-parallel conversion on data received from a peripheral device. The CPU accesses data, control, and status information. The transmit and receive paths are buffered with

internal FIFO memories allowing up to eight 16-bit values to be stored independently in both transmit and receive modes.

13.2.1 Bit Rate Generation

The SSI includes a programmable bit rate clock divider and prescaler to generate the serial output clock. Bit rates are supported to 2 MHz and higher, although maximum bit rate is determined by peripheral devices.

The serial bit rate is derived by dividing down the input clock (FSysClk). The clock is first divided by an even prescale value CPSDVSR from 2 to 254, which is programmed in the **SSI Clock Prescale** (**SSICPSR**) register (see page 350). The clock is further divided by a value from 1 to 256, which is 1 + SCR, where SCR is the value programmed in the **SSI Control0 (SSICR0)** register (see page 343).

The frequency of the output clock SSIClk is defined by:

```
SSIClk = FSysClk / (CPSDVSR * (1 + SCR))
```

Note: For master mode, the system clock must be at least two times faster than the SSIClk. For slave mode, the system clock must be at least 12 times faster than the SSIClk.

See "Synchronous Serial Interface (SSI)" on page 534 to view SSI timing parameters.

13.2.2 FIFO Operation

13.2.2.1 Transmit FIFO

The common transmit FIFO is a 16-bit wide, 8-locations deep, first-in, first-out memory buffer. The CPU writes data to the FIFO by writing the **SSI Data (SSIDR)** register (see page 347), and data is stored in the FIFO until it is read out by the transmission logic.

When configured as a master or a slave, parallel data is written into the transmit FIFO prior to serial conversion and transmission to the attached slave or master, respectively, through the SSITx pin.

In slave mode, the SSI transmits data each time the master initiates a transaction. If the transmit FIFO is empty and the master initiates, the slave transmits the 8th most recent value in the transmit FIFO. If less than 8 values have been written to the transmit FIFO since the SSI module clock was enabled using the SSI bit in the **RGCG1** register, then 0 is transmitted. Care should be taken to ensure that valid data is in the FIFO as needed. The SSI can be configured to generate an interrupt or a μ DMA request when the FIFO is empty.

13.2.2.2 Receive FIFO

The common receive FIFO is a 16-bit wide, 8-locations deep, first-in, first-out memory buffer. Received data from the serial interface is stored in the buffer until read out by the CPU, which accesses the read FIFO by reading the **SSIDR** register.

When configured as a master or slave, serial data received through the SSIRx pin is registered prior to parallel loading into the attached slave or master receive FIFO, respectively.

13.2.3 Interrupts

The SSI can generate interrupts when the following conditions are observed:

- Transmit FIFO service
- Receive FIFO service

- Receive FIFO time-out
- Receive FIFO overrun

All of the interrupt events are ORed together before being sent to the interrupt controller, so the SSI can only generate a single interrupt request to the controller at any given time. You can mask each of the four individual maskable interrupts by setting the appropriate bits in the **SSI Interrupt Mask** (**SSIIM**) register (see page 351). Setting the appropriate mask bit to 1 enables the interrupt.

Provision of the individual outputs, as well as a combined interrupt output, allows use of either a global interrupt service routine, or modular device drivers to handle interrupts. The transmit and receive dynamic dataflow interrupts have been separated from the status interrupts so that data can be read or written in response to the FIFO trigger levels. The status of the individual interrupt sources can be read from the **SSI Raw Interrupt Status (SSIRIS)** and **SSI Masked Interrupt Status (SSIMIS)** registers (see page 353 and page 354, respectively).

13.2.4 Frame Formats

Each data frame is between 4 and 16 bits long, depending on the size of data programmed, and is transmitted starting with the MSB. There are three basic frame types that can be selected:

- Texas Instruments synchronous serial
- Freescale SPI
- MICROWIRE

For all three formats, the serial clock (SSIClk) is held inactive while the SSI is idle, and SSIClk transitions at the programmed frequency only during active transmission or reception of data. The idle state of SSIClk is utilized to provide a receive timeout indication that occurs when the receive FIFO still contains data after a timeout period.

For Freescale SPI and MICROWIRE frame formats, the serial frame (SSIFss) pin is active Low, and is asserted (pulled down) during the entire transmission of the frame.

For Texas Instruments synchronous serial frame format, the SSIFss pin is pulsed for one serial clock period starting at its rising edge, prior to the transmission of each frame. For this frame format, both the SSI and the off-chip slave device drive their output data on the rising edge of SSIClk, and latch data from the other device on the falling edge.

Unlike the full-duplex transmission of the other two frame formats, the MICROWIRE format uses a special master-slave messaging technique, which operates at half-duplex. In this mode, when a frame begins, an 8-bit control message is transmitted to the off-chip slave. During this transmit, no incoming data is received by the SSI. After the message has been sent, the off-chip slave decodes it and, after waiting one serial clock after the last bit of the 8-bit control message has been sent, responds with the requested data. The returned data can be 4 to 16 bits in length, making the total frame length anywhere from 13 to 25 bits.

13.2.4.1 Texas Instruments Synchronous Serial Frame Format

Figure 13-2 on page 334 shows the Texas Instruments synchronous serial frame format for a single transmitted frame.

SSICIK

SSIFss

SSITx/SSIRx

MSB

4 to 16 bits

Figure 13-2. TI Synchronous Serial Frame Format (Single Transfer)

In this mode, <code>SSIClk</code> and <code>SSIFss</code> are forced Low, and the transmit data line <code>SSITx</code> is tristated whenever the SSI is idle. Once the bottom entry of the transmit FIFO contains data, <code>SSIFss</code> is pulsed High for one <code>SSIClk</code> period. The value to be transmitted is also transferred from the transmit FIFO to the serial shift register of the transmit logic. On the next rising edge of <code>SSIClk</code>, the MSB of the 4 to 16-bit data frame is shifted out on the <code>SSITx</code> pin. Likewise, the MSB of the received data is shifted onto the <code>SSIRx</code> pin by the off-chip serial slave device.

Both the SSI and the off-chip serial slave device then clock each data bit into their serial shifter on the falling edge of each SSIClk. The received data is transferred from the serial shifter to the receive FIFO on the first rising edge of SSIClk after the LSB has been latched.

Figure 13-3 on page 334 shows the Texas Instruments synchronous serial frame format when back-to-back frames are transmitted.




Figure 13-3. TI Synchronous Serial Frame Format (Continuous Transfer)

13.2.4.2 Freescale SPI Frame Format

The Freescale SPI interface is a four-wire interface where the SSIFss signal behaves as a slave select. The main feature of the Freescale SPI format is that the inactive state and phase of the SSIClk signal are programmable through the SPO and SPH bits within the **SSISCR0** control register.

SPO Clock Polarity Bit

When the SPO clock polarity control bit is Low, it produces a steady state Low value on the SSIClk pin. If the SPO bit is High, a steady state High value is placed on the SSIClk pin when data is not being transferred.

SPH Phase Control Bit

The SPH phase control bit selects the clock edge that captures data and allows it to change state. It has the most impact on the first bit transmitted by either allowing or not allowing a clock transition before the first data capture edge. When the SPH phase control bit is Low, data is captured on the first clock edge transition. If the SPH bit is High, data is captured on the second clock edge transition.

13.2.4.3 Freescale SPI Frame Format with SPO=0 and SPH=0

Single and continuous transmission signal sequences for Freescale SPI format with SPO=0 and SPH=0 are shown in Figure 13-4 on page 335 and Figure 13-5 on page 335.

Figure 13-4. Freescale SPI Format (Single Transfer) with SPO=0 and SPH=0





Figure 13-5. Freescale SPI Format (Continuous Transfer) with SPO=0 and SPH=0



In this configuration, during idle periods:

- SSIClk is forced Low
- SSIFss is forced High
- The transmit data line SSITx is arbitrarily forced Low
- When the SSI is configured as a master, it enables the SSIClk pad
- When the SSI is configured as a slave, it disables the SSIClk pad

If the SSI is enabled and there is valid data within the transmit FIFO, the start of transmission is signified by the SSIFss master signal being driven Low. This causes slave data to be enabled onto the SSIRx input line of the master. The master SSITx output pad is enabled.

One half \mathtt{SSIClk} period later, valid master data is transferred to the \mathtt{SSITx} pin. Now that both the master and slave data have been set, the \mathtt{SSIClk} master clock pin goes High after one further half \mathtt{SSIClk} period.

The data is now captured on the rising and propagated on the falling edges of the SSIClk signal.

In the case of a single word transmission, after all bits of the data word have been transferred, the SSIFss line is returned to its idle High state one SSIClk period after the last bit has been captured.

However, in the case of continuous back-to-back transmissions, the SSIFss signal must be pulsed High between each data word transfer. This is because the slave select pin freezes the data in its serial peripheral register and does not allow it to be altered if the SPH bit is logic zero. Therefore, the master device must raise the SSIFss pin of the slave device between each data transfer to enable the serial peripheral data write. On completion of the continuous transfer, the SSIFss pin is returned to its idle state one SSIClk period after the last bit has been captured.

13.2.4.4 Freescale SPI Frame Format with SPO=0 and SPH=1

The transfer signal sequence for Freescale SPI format with SPO=0 and SPH=1 is shown in Figure 13-6 on page 336, which covers both single and continuous transfers.




Figure 13-6. Freescale SPI Frame Format with SPO=0 and SPH=1

In this configuration, during idle periods:

- SSIClk is forced Low
- SSIFss is forced High
- The transmit data line SSITx is arbitrarily forced Low
- When the SSI is configured as a master, it enables the SSIClk pad
- When the SSI is configured as a slave, it disables the SSIClk pad

If the SSI is enabled and there is valid data within the transmit FIFO, the start of transmission is signified by the ${\tt SSIFss}$ master signal being driven Low. The master ${\tt SSITx}$ output is enabled. After a further one half ${\tt SSIClk}$ period, both master and slave valid data is enabled onto their respective transmission lines. At the same time, the ${\tt SSIClk}$ is enabled with a rising edge transition.

Data is then captured on the falling edges and propagated on the rising edges of the SSIC1k signal.


In the case of a single word transfer, after all bits have been transferred, the SSIFss line is returned to its idle High state one SSIClk period after the last bit has been captured.

For continuous back-to-back transfers, the SSIFss pin is held Low between successive data words and termination is the same as that of the single word transfer.

13.2.4.5 Freescale SPI Frame Format with SPO=1 and SPH=0


Single and continuous transmission signal sequences for Freescale SPI format with SPO=1 and SPH=0 are shown in Figure 13-7 on page 337 and Figure 13-8 on page 337.

Figure 13-7. Freescale SPI Frame Format (Single Transfer) with SPO=1 and SPH=0



Note: Q is undefined.

Figure 13-8. Freescale SPI Frame Format (Continuous Transfer) with SPO=1 and SPH=0



In this configuration, during idle periods:

- SSIClk is forced High
- SSIFss is forced High
- The transmit data line SSITx is arbitrarily forced Low
- When the SSI is configured as a master, it enables the SSIClk pad
- When the SSI is configured as a slave, it disables the SSIClk pad

If the SSI is enabled and there is valid data within the transmit FIFO, the start of transmission is signified by the SSIFss master signal being driven Low, which causes slave data to be immediately transferred onto the SSIRx line of the master. The master SSITx output pad is enabled.

One half period later, valid master data is transferred to the SSITx line. Now that both the master and slave data have been set, the SSIClk master clock pin becomes Low after one further half SSIClk period. This means that data is captured on the falling edges and propagated on the rising edges of the SSIClk signal.

In the case of a single word transmission, after all bits of the data word are transferred, the SSIFss line is returned to its idle High state one SSIClk period after the last bit has been captured.

However, in the case of continuous back-to-back transmissions, the SSIFss signal must be pulsed High between each data word transfer. This is because the slave select pin freezes the data in its serial peripheral register and does not allow it to be altered if the SPH bit is logic zero. Therefore, the master device must raise the SSIFss pin of the slave device between each data transfer to enable the serial peripheral data write. On completion of the continuous transfer, the SSIFss pin is returned to its idle state one SSIClk period after the last bit has been captured.

13.2.4.6 Freescale SPI Frame Format with SPO=1 and SPH=1

The transfer signal sequence for Freescale SPI format with SPO=1 and SPH=1 is shown in Figure 13-9 on page 338, which covers both single and continuous transfers.

Figure 13-9. Freescale SPI Frame Format with SPO=1 and SPH=1

Note: Q is undefined.

In this configuration, during idle periods:

- SSIClk is forced High
- SSIFss is forced High
- The transmit data line SSITx is arbitrarily forced Low
- When the SSI is configured as a master, it enables the SSIClk pad
- When the SSI is configured as a slave, it disables the SSIClk pad

If the SSI is enabled and there is valid data within the transmit FIFO, the start of transmission is signified by the SSIFss master signal being driven Low. The master SSITx output pad is enabled. After a further one-half SSIClk period, both master and slave data are enabled onto their respective transmission lines. At the same time, SSIClk is enabled with a falling edge transition. Data is then captured on the rising edges and propagated on the falling edges of the SSIClk signal.

After all bits have been transferred, in the case of a single word transmission, the SSIFss line is returned to its idle high state one SSIClk period after the last bit has been captured.

For continuous back-to-back transmissions, the SSIFss pin remains in its active Low state, until the final bit of the last word has been captured, and then returns to its idle state as described above.

For continuous back-to-back transfers, the SSIFss pin is held Low between successive data words and termination is the same as that of the single word transfer.

13.2.4.7 MICROWIRE Frame Format

Figure 13-10 on page 339 shows the MICROWIRE frame format, again for a single frame. Figure 13-11 on page 340 shows the same format when back-to-back frames are transmitted.




Figure 13-10. MICROWIRE Frame Format (Single Frame)

MICROWIRE format is very similar to SPI format, except that transmission is half-duplex instead of full-duplex, using a master-slave message passing technique. Each serial transmission begins with an 8-bit control word that is transmitted from the SSI to the off-chip slave device. During this transmission, no incoming data is received by the SSI. After the message has been sent, the off-chip slave decodes it and, after waiting one serial clock after the last bit of the 8-bit control message has been sent, responds with the required data. The returned data is 4 to 16 bits in length, making the total frame length anywhere from 13 to 25 bits.

In this configuration, during idle periods:

- SSIClk is forced Low
- SSIFss is forced High
- The transmit data line SSITx is arbitrarily forced Low

A transmission is triggered by writing a control byte to the transmit FIFO. The falling edge of SSIFss causes the value contained in the bottom entry of the transmit FIFO to be transferred to the serial shift register of the transmit logic, and the MSB of the 8-bit control frame to be shifted out onto the SSITx pin. SSIFss remains Low for the duration of the frame transmission. The SSIRx pin remains tristated during this transmission.

The off-chip serial slave device latches each control bit into its serial shifter on the rising edge of each SSIC1k. After the last bit is latched by the slave device, the control byte is decoded during a one clock wait-state, and the slave responds by transmitting data back to the SSI. Each bit is driven onto the SSIRx line on the falling edge of SSIC1k. The SSI in turn latches each bit on the rising edge of SSIC1k. At the end of the frame, for single transfers, the SSIFss signal is pulled High one clock period after the last bit has been latched in the receive serial shifter, which causes the data to be transferred to the receive FIFO.

Note: The off-chip slave device can tristate the receive line either on the falling edge of SSIClk after the LSB has been latched by the receive shifter, or when the SSIFss pin goes High.

For continuous transfers, data transmission begins and ends in the same manner as a single transfer. However, the SSIFss line is continuously asserted (held Low) and transmission of data occurs back-to-back. The control byte of the next frame follows directly after the LSB of the received data from the current frame. Each of the received values is transferred from the receive shifter on the falling edge of SSIClk, after the LSB of the frame has been latched into the SSI.




Figure 13-11. MICROWIRE Frame Format (Continuous Transfer)

In the MICROWIRE mode, the SSI slave samples the first bit of receive data on the rising edge of SSIClk after SSIFss has gone Low. Masters that drive a free-running SSIClk must ensure that the SSIFss signal has sufficient setup and hold margins with respect to the rising edge of SSIClk.

Figure 13-12 on page 340 illustrates these setup and hold time requirements. With respect to the SSIClk rising edge on which the first bit of receive data is to be sampled by the SSI slave, SSIFss must have a setup of at least two times the period of SSIClk on which the SSI operates. With respect to the SSIClk rising edge previous to this edge, SSIFss must have a hold of at least one SSIClk period.




Figure 13-12. MICROWIRE Frame Format, SSIFss Input Setup and Hold Requirements

13.3 Initialization and Configuration

To use the SSI, its peripheral clock must be enabled by setting the SSI bit in the RCGC1 register.

For each of the frame formats, the SSI is configured using the following steps:

- 1. Ensure that the SSE bit in the SSICR1 register is disabled before making any configuration changes.
- 2. Select whether the SSI is a master or slave:
 - **a.** For master operations, set the **SSICR1** register to 0x0000.0000.
 - **b.** For slave mode (output enabled), set the **SSICR1** register to 0x0000.0004.
 - **c.** For slave mode (output disabled), set the **SSICR1** register to 0x0000.000C.
- **3.** Configure the clock prescale divisor by writing the **SSICPSR** register.
- **4.** Write the **SSICR0** register with the following configuration:

- Serial clock rate (SCR)
- Desired clock phase/polarity, if using Freescale SPI mode (SPH and SPO)
- The protocol mode: Freescale SPI, TI SSF, MICROWIRE (FRF)
- The data size (DSS)
- 5. Enable the SSI by setting the SSE bit in the SSICR1 register.

As an example, assume the SSI must be configured to operate with the following parameters:

- Master operation
- Freescale SPI mode (SPO=1, SPH=1)
- 1 Mbps bit rate
- 8 data bits

Assuming the system clock is 20 MHz, the bit rate calculation would be:

```
FSSIClk = FSysClk / (CPSDVSR * (1 + SCR))
1x106 = 20x106 / (CPSDVSR * (1 + SCR))
```

In this case, if CPSDVSR=2, SCR must be 9.

The configuration sequence would be as follows:

- 1. Ensure that the SSE bit in the SSICR1 register is disabled.
- Write the SSICR1 register with a value of 0x0000.0000.
- **3.** Write the **SSICPSR** register with a value of 0x0000.0002.
- **4.** Write the **SSICR0** register with a value of 0x0000.09C7.
- **5.** The SSI is then enabled by setting the SSE bit in the **SSICR1** register to 1.

13.4 Register Map

Table 13-1 on page 341 lists the SSI registers. The offset listed is a hexadecimal increment to the register's address, relative to that SSI module's base address:

■ SSI0: 0x4000.8000

Note: The SSI must be disabled (see the SSE bit in the **SSICR1** register) before any of the control registers are reprogrammed.

Table 13-1. SSI Register Map

| Offset | Name | Туре | Reset | Description | See page |
|--------|--------|------|-------------|---------------|-------------|
| 0x000 | SSICR0 | R/W | 0x0000.0000 | SSI Control 0 | 343 |
| 0x004 | SSICR1 | R/W | 0x0000.0000 | SSI Control 1 | 345 |

Table 13-1. SSI Register Map (continued)

| Offset | Name | Туре | Reset | Description | See page |
|--------|--------------|------|-------------|---------------------------------|-------------|
| 0x008 | SSIDR | R/W | 0x0000.0000 | SSI Data | 347 |
| 0x00C | SSISR | RO | 0x0000.0003 | SSI Status | 348 |
| 0x010 | SSICPSR | R/W | 0x0000.0000 | SSI Clock Prescale | 350 |
| 0x014 | SSIIM | R/W | 0x0000.0000 | SSI Interrupt Mask | 351 |
| 0x018 | SSIRIS | RO | 0x0000.0008 | SSI Raw Interrupt Status | 353 |
| 0x01C | SSIMIS | RO | 0x0000.0000 | SSI Masked Interrupt Status | 354 |
| 0x020 | SSIICR | W1C | 0x0000.0000 | SSI Interrupt Clear | 355 |
| 0xFD0 | SSIPeriphID4 | RO | 0x0000.0000 | SSI Peripheral Identification 4 | 356 |
| 0xFD4 | SSIPeriphID5 | RO | 0x0000.0000 | SSI Peripheral Identification 5 | 357 |
| 0xFD8 | SSIPeriphID6 | RO | 0x0000.0000 | SSI Peripheral Identification 6 | 358 |
| 0xFDC | SSIPeriphID7 | RO | 0x0000.0000 | SSI Peripheral Identification 7 | 359 |
| 0xFE0 | SSIPeriphID0 | RO | 0x0000.0022 | SSI Peripheral Identification 0 | 360 |
| 0xFE4 | SSIPeriphID1 | RO | 0x0000.0000 | SSI Peripheral Identification 1 | 361 |
| 0xFE8 | SSIPeriphID2 | RO | 0x0000.0018 | SSI Peripheral Identification 2 | 362 |
| 0xFEC | SSIPeriphID3 | RO | 0x0000.0001 | SSI Peripheral Identification 3 | 363 |
| 0xFF0 | SSIPCelIID0 | RO | 0x0000.000D | SSI PrimeCell Identification 0 | 364 |
| 0xFF4 | SSIPCelIID1 | RO | 0x0000.00F0 | SSI PrimeCell Identification 1 | 365 |
| 0xFF8 | SSIPCellID2 | RO | 0x0000.0005 | SSI PrimeCell Identification 2 | 366 |
| 0xFFC | SSIPCellID3 | RO | 0x0000.00B1 | SSI PrimeCell Identification 3 | 367 |

13.5 Register Descriptions

The remainder of this section lists and describes the SSI registers, in numerical order by address offset.

Register 1: SSI Control 0 (SSICR0), offset 0x000

SSICR0 is control register 0 and contains bit fields that control various functions within the SSI module. Functionality such as protocol mode, clock rate, and data size are configured in this register.

SSI Control 0 (SSICR0)


SSI0 base: 0x4000.8000 Offset 0x000 Type R/W, reset 0x0000.0000

6

SPO

R/W

0



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|--------|--|
| 31:16 | reserved | RO | 0x00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 15:8 | SCR | R/W | 0x0000 | SSI Serial Clock Rate |
| | | | | The value ${\tt SCR}$ is used to generate the transmit and receive bit rate of the SSI. The bit rate is: |
| | | | | BR=FSSIClk/(CPSDVSR * (1 + SCR)) |
| | | | | where CPSDVSR is an even value from 2-254 programmed in the SSICPSR register, and SCR is a value from 0-255. |
| 7 | SPH | R/W | 0 | SSI Serial Clock Phase |
| | | | | This bit is only applicable to the Freescale SPI Format. |
| | | | | The SPH control bit selects the clock edge that captures data and allows it to change state. It has the most impact on the first bit transmitted by either allowing or not allowing a clock transition before the first data capture edge. |
| | | | | When the ${\tt SPH}$ bit is 0, data is captured on the first clock edge transition. If ${\tt SPH}$ is 1, data is captured on the second clock edge transition. |

SSI Serial Clock Polarity

This bit is only applicable to the Freescale SPI Format.

When the SPO bit is 0, it produces a steady state Low value on the SSIC1k pin. If SPO is 1, a steady state High value is placed on the SSIC1k pin when data is not being transferred.


| Bit/Field | Name | Туре | Reset | Description |
|-----------|------|---------|-------|---|
| 5:4 | FRF | R/W | 0x0 | SSI Frame Format Select |
| | | | | The FRF values are defined as follows: |
| | | | | Value Frame Format |
| | | | | 0x0 Freescale SPI Frame Format |
| | | | | 0x1 Texas Instruments Synchronous Serial Frame Format |
| | | | | 0x2 MICROWIRE Frame Format |
| | | | | 0x3 Reserved |
| 3:0 | DSS | R/W | 0x00 | SSI Data Size Select |
| 3.0 | D33 | TX/ V V | 0,000 | |
| | | | | The DSS values are defined as follows: |
| | | | | Value Data Size |
| | | | | 0x0-0x2 Reserved |
| | | | | 0x3 4-bit data |
| | | | | 0x4 5-bit data |
| | | | | 0x5 6-bit data |
| | | | | 0x6 7-bit data |
| | | | | 0x7 8-bit data |
| | | | | 0x8 9-bit data |
| | | | | 0x9 10-bit data |
| | | | | 0xA 11-bit data |
| | | | | 0xB 12-bit data |
| | | | | 0xC 13-bit data |
| | | | | 0xD 14-bit data |
| | | | | 0xE 15-bit data |
| | | | | 0xF 16-bit data |

Register 2: SSI Control 1 (SSICR1), offset 0x004

SSICR1 is control register 1 and contains bit fields that control various functions within the SSI module. Master and slave mode functionality is controlled by this register.

SSI Control 1 (SSICR1)

SSI0 base: 0x4000.8000 Offset 0x004 Type R/W, reset 0x0000.0000



| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|-------|---|
| 31:4 | reserved | RO | 0x00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 3 | SOD | R/W | 0 | SSI Slave Mode Output Disable |

This bit is relevant only in the Slave mode (MS=1). In multiple-slave systems, it is possible for the SSI master to broadcast a message to all slaves in the system while ensuring that only one slave drives data onto the serial output line. In such systems, the TXD lines from multiple slaves could be tied together. To operate in such a system, the SOD bit can be configured so that the SSI slave does not drive the SSITx pin.

The SOD values are defined as follows:

Value Description

- SSI can drive SSITx output in Slave Output mode.
- SSI must not drive the ${\tt SSITx}$ output in Slave mode.

2 MS R/W 0 SSI Master/Slave Select

> This bit selects Master or Slave mode and can be modified only when SSI is disabled (SSE=0).

The MS values are defined as follows:

Value Description

- Device configured as a master.
- Device configured as a slave.

| Bit/Field | Name | Type | Reset | Description |
|-----------|------|------|-------|---|
| 1 | SSE | R/W | 0 | SSI Synchronous Serial Port Enable Setting this bit enables SSI operation. The SSE values are defined as follows: Value Description 0 SSI operation disabled. 1 SSI operation enabled. |
| | | | | Note: This bit must be set to 0 before any control registers are reprogrammed. |
| 0 | LBM | R/W | 0 | SSI Loopback Mode Setting this bit enables Loopback Test mode. |

The LBM values are defined as follows:

Value Description

- 0 Normal serial port operation enabled.
- Output of the transmit serial shift register is connected internally to the input of the receive serial shift register.

Register 3: SSI Data (SSIDR), offset 0x008

Important: Use caution when reading this register. Performing a read may change bit status.

SSIDR is the data register and is 16-bits wide. When **SSIDR** is read, the entry in the receive FIFO (pointed to by the current FIFO read pointer) is accessed. As data values are removed by the SSI receive logic from the incoming data frame, they are placed into the entry in the receive FIFO (pointed to by the current FIFO write pointer).


When **SSIDR** is written to, the entry in the transmit FIFO (pointed to by the write pointer) is written to. Data values are removed from the transmit FIFO one value at a time by the transmit logic. It is loaded into the transmit serial shifter, then serially shifted out onto the SSITX pin at the programmed bit rate.

When a data size of less than 16 bits is selected, the user must right-justify data written to the transmit FIFO. The transmit logic ignores the unused bits. Received data less than 16 bits is automatically right-justified in the receive buffer.

When the SSI is programmed for MICROWIRE frame format, the default size for transmit data is eight bits (the most significant byte is ignored). The receive data size is controlled by the programmer. The transmit FIFO and the receive FIFO are not cleared even when the SSE bit in the **SSICR1** register is set to zero. This allows the software to fill the transmit FIFO before enabling the SSI.

SSI Data (SSIDR)

SSI0 base: 0x4000.8000 Offset 0x008



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|--------|---|
| 31:16 | reserved | RO | 0x0000 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 15:0 | DATA | R/W | 0x0000 | SSI Receive/Transmit Data |

A read operation reads the receive FIFO. A write operation writes the transmit FIFO.

Software must right-justify data when the SSI is programmed for a data size that is less than 16 bits. Unused bits at the top are ignored by the transmit logic. The receive logic automatically right-justifies the data.

Register 4: SSI Status (SSISR), offset 0x00C


SSISR is a status register that contains bits that indicate the FIFO fill status and the SSI busy status.

SSI Status (SSISR)

SSI0 base: 0x4000.8000

Offset 0x00C

Type RO, reset 0x0000.0003



| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|-------|---|
| 31:5 | reserved | RO | 0x00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 4 | BSY | RO | 0 | SSI Busy Bit |
| | | | | The BSY values are defined as follows: |
| | | | | Value Description |
| | | | | 0 SSI is idle. |
| | | | | SSI is currently transmitting and/or receiving a frame, or the transmit FIFO is not empty. |
| 3 | RFF | RO | 0 | SSI Receive FIFO Full |
| | | | | The RFF values are defined as follows: |
| | | | | Value Description |
| | | | | 0 Receive FIFO is not full. |
| | | | | 1 Receive FIFO is full. |
| 2 | RNE | RO | 0 | SSI Receive FIFO Not Empty |
| | | | | The RNE values are defined as follows: |
| | | | | Value Description |
| | | | | 0 Receive FIFO is empty. |
| | | | | 1 Receive FIFO is not empty. |
| 1 | TNF | RO | 1 | SSI Transmit FIFO Not Full |
| • | 1141 | 110 | · | The TNF values are defined as follows: |
| | | | | Malan Banadatian |
| | | | | Value Description |
| | | | | 0 Transmit FIFO is full. |

Transmit FIFO is not full.

| Bit/Field | Name | Туре | Reset | Description |
|-----------|------|------|-------|--|
| 0 | TFE | R0 | 1 | SSI Transmit FIFO Empty |
| | | | | The ${\tt TFE}$ values are defined as follows: |
| | | | | Value Description |
| | | | | 0 Transmit FIFO is not empty. |

Transmit FIFO is empty.


Register 5: SSI Clock Prescale (SSICPSR), offset 0x010

SSICPSR is the clock prescale register and specifies the division factor by which the system clock must be internally divided before further use.

The value programmed into this register must be an even number between 2 and 254. The least-significant bit of the programmed number is hard-coded to zero. If an odd number is written to this register, data read back from this register has the least-significant bit as zero.

SSI Clock Prescale (SSICPSR)

SSI0 base: 0x4000.8000 Offset 0x010 Type R/W, reset 0x0000.0000



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|-------|---|
| 31:8 | reserved | RO | 0x00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 7:0 | CPSDVSR | R/W | 0x00 | SSI Clock Prescale Divisor |

This value must be an even number from 2 to 254, depending on the frequency of SSIC1k. The LSB always returns 0 on reads.


Register 6: SSI Interrupt Mask (SSIIM), offset 0x014

The SSIIM register is the interrupt mask set or clear register. It is a read/write register and all bits are cleared to 0 on reset.

On a read, this register gives the current value of the mask on the relevant interrupt. A write of 1 to the particular bit sets the mask, enabling the interrupt to be read. A write of 0 clears the corresponding mask.

SSI Interrupt Mask (SSIIM)

SSI0 base: 0x4000.8000 Offset 0x014 Type R/W, reset 0x0000.0000



| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|-------|---|
| 31:4 | reserved | RO | 0x00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 3 | TXIM | R/W | 0 | SSI Transmit FIFO Interrupt Mask |
| | | | | The TXIM values are defined as follows: |
| | | | | Value Description |
| | | | | 0 TX FIFO half-full or less condition interrupt is masked. |
| | | | | 1 TX FIFO half-full or less condition interrupt is not masked. |
| 2 | RXIM | R/W | 0 | SSI Receive FIFO Interrupt Mask |
| | | | | The RXIM values are defined as follows: |
| | | | | Value Description |
| | | | | 0 RX FIFO half-full or more condition interrupt is masked. |
| | | | | 1 RX FIFO half-full or more condition interrupt is not masked. |
| 1 | RTIM | R/W | 0 | SSI Receive Time-Out Interrupt Mask |
| | | | | The RTIM values are defined as follows: |

Value Description

- RX FIFO time-out interrupt is masked.
- RX FIFO time-out interrupt is not masked.


| Bit/Field | Name | Type | Reset | Description |
|-----------|-------|------|-------|--|
| 0 | RORIM | R/W | 0 | SSI Receive Overrun Interrupt Mask |
| | | | | The RORIM values are defined as follows: |
| | | | | Value Description |
| | | | | RX FIFO overrun interrupt is masked. |
| | | | | 1 RX FIFO overrun interrupt is not masked. |

Register 7: SSI Raw Interrupt Status (SSIRIS), offset 0x018

The **SSIRIS** register is the raw interrupt status register. On a read, this register gives the current raw status value of the corresponding interrupt prior to masking. A write has no effect.

SSI Raw Interrupt Status (SSIRIS)

SSI0 base: 0x4000.8000 Offset 0x018 Type RO, reset 0x0000.0008




| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|-------|---|
| 31:4 | reserved | RO | 0x00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 3 | TXRIS | RO | 1 | SSI Transmit FIFO Raw Interrupt Status Indicates that the transmit FIFO is half full or less, when set. |
| 2 | RXRIS | RO | 0 | SSI Receive FIFO Raw Interrupt Status Indicates that the receive FIFO is half full or more, when set. |
| 1 | RTRIS | RO | 0 | SSI Receive Time-Out Raw Interrupt Status Indicates that the receive time-out has occurred, when set. |
| 0 | RORRIS | RO | 0 | SSI Receive Overrun Raw Interrupt Status Indicates that the receive FIFO has overflowed, when set. |

Register 8: SSI Masked Interrupt Status (SSIMIS), offset 0x01C

The **SSIMIS** register is the masked interrupt status register. On a read, this register gives the current masked status value of the corresponding interrupt. A write has no effect.

SSI Masked Interrupt Status (SSIMIS)

SSI0 base: 0x4000.8000 Offset 0x01C Type RO, reset 0x0000.0000




| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|-------|---|
| 31:4 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 3 | TXMIS | RO | 0 | SSI Transmit FIFO Masked Interrupt Status Indicates that the transmit FIFO is half full or less, when set. |
| 2 | RXMIS | RO | 0 | SSI Receive FIFO Masked Interrupt Status Indicates that the receive FIFO is half full or more, when set. |
| 1 | RTMIS | RO | 0 | SSI Receive Time-Out Masked Interrupt Status Indicates that the receive time-out has occurred, when set. |
| 0 | RORMIS | RO | 0 | SSI Receive Overrun Masked Interrupt Status Indicates that the receive FIFO has overflowed, when set. |

Register 9: SSI Interrupt Clear (SSIICR), offset 0x020

The SSIICR register is the interrupt clear register. On a write of 1, the corresponding interrupt is cleared. A write of 0 has no effect.

SSI Interrupt Clear (SSIICR)

SSI0 base: 0x4000.8000 Offset 0x020 Type W1C, reset 0x0000.0000



| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|-------|---|
| 31:2 | reserved | RO | 0x00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 1 | RTIC | W1C | 0 | SSI Receive Time-Out Interrupt Clear The RTIC values are defined as follows: |
| | | | | Value Description |
| | | | | 0 No effect on interrupt. |
| | | | | 1 Clears interrupt. |
| 0 | RORIC | W1C | 0 | SSI Receive Overrun Interrupt Clear |
| | | | | The RORIC values are defined as follows: |

Value Description


- No effect on interrupt.
- Clears interrupt.

Register 10: SSI Peripheral Identification 4 (SSIPeriphID4), offset 0xFD0

The SSIPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

SSI Peripheral Identification 4 (SSIPeriphID4)

SSI0 base: 0x4000.8000 Offset 0xFD0 Type RO, reset 0x0000.0000




| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|-------|---|
| 31:8 | reserved | RO | 0x00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 7:0 | PID4 | RO | 0x00 | SSI Peripheral ID Register[7:0] |

Register 11: SSI Peripheral Identification 5 (SSIPeriphID5), offset 0xFD4

The SSIPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

SSI Peripheral Identification 5 (SSIPeriphID5)

SSI0 base: 0x4000.8000 Offset 0xFD4 Type RO, reset 0x0000.0000




| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|-------|---|
| 31:8 | reserved | RO | 0x00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 7:0 | PID5 | RO | 0x00 | SSI Peripheral ID Register[15:8] |

Register 12: SSI Peripheral Identification 6 (SSIPeriphID6), offset 0xFD8

The SSIPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

SSI Peripheral Identification 6 (SSIPeriphID6)

SSI0 base: 0x4000.8000 Offset 0xFD8 Type RO, reset 0x0000.0000




| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|-------|---|
| 31:8 | reserved | RO | 0x00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 7:0 | PID6 | RO | 0x00 | SSI Peripheral ID Register[23:16] |

Register 13: SSI Peripheral Identification 7 (SSIPeriphID7), offset 0xFDC

The SSIPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

SSI Peripheral Identification 7 (SSIPeriphID7)

SSI0 base: 0x4000.8000 Offset 0xFDC Type RO, reset 0x0000.0000




| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|-------|---|
| 31:8 | reserved | RO | 0x00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 7:0 | PID7 | RO | 0x00 | SSI Peripheral ID Register[31:24] |

Register 14: SSI Peripheral Identification 0 (SSIPeriphID0), offset 0xFE0

The SSIPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

SSI Peripheral Identification 0 (SSIPeriphID0)

SSI0 base: 0x4000.8000 Offset 0xFE0 Type RO, reset 0x0000.0022




| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|-------|---|
| 31:8 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 7:0 | PID0 | RO | 0x22 | SSI Peripheral ID Register[7:0] |

Register 15: SSI Peripheral Identification 1 (SSIPeriphID1), offset 0xFE4

The SSIPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

SSI Peripheral Identification 1 (SSIPeriphID1)

SSI0 base: 0x4000.8000 Offset 0xFE4 Type RO, reset 0x0000.0000



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|-------|---|
| 31:8 | reserved | RO | 0x00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 7:0 | PID1 | RO | 0x00 | SSI Peripheral ID Register [15:8] |


Can be used by software to identify the presence of this peripheral.

Register 16: SSI Peripheral Identification 2 (SSIPeriphID2), offset 0xFE8

The SSIPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

SSI Peripheral Identification 2 (SSIPeriphID2)

SSI0 base: 0x4000.8000 Offset 0xFE8 Type RO, reset 0x0000.0018



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|-------|---|
| 31:8 | reserved | RO | 0x00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 7:0 | PID2 | RO | 0x18 | SSI Peripheral ID Register [23:16] |


Can be used by software to identify the presence of this peripheral.

Register 17: SSI Peripheral Identification 3 (SSIPeriphID3), offset 0xFEC

The SSIPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

SSI Peripheral Identification 3 (SSIPeriphID3)

SSI0 base: 0x4000.8000 Offset 0xFEC Type RO, reset 0x0000.0001



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|-------|---|
| 31:8 | reserved | RO | 0x00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 7:0 | PID3 | RO | 0x01 | SSI Peripheral ID Register [31:24] |


Can be used by software to identify the presence of this peripheral.

Register 18: SSI PrimeCell Identification 0 (SSIPCellID0), offset 0xFF0

The SSIPCeIIIDn registers are hard-coded, and the fields within the register determine the reset value.

SSI PrimeCell Identification 0 (SSIPCellID0)

SSI0 base: 0x4000.8000 Offset 0xFF0 Type RO, reset 0x0000.000D




| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|-------|---|
| 31:8 | reserved | RO | 0x00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 7:0 | CID0 | RO | 0x0D | SSI PrimeCell ID Register [7:0] |

Register 19: SSI PrimeCell Identification 1 (SSIPCellID1), offset 0xFF4

The SSIPCeIIIDn registers are hard-coded, and the fields within the register determine the reset value.

SSI PrimeCell Identification 1 (SSIPCellID1)

SSI0 base: 0x4000.8000 Offset 0xFF4 Type RO, reset 0x0000.00F0




| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|-------|---|
| 31:8 | reserved | RO | 0x00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 7:0 | CID1 | RO | 0xF0 | SSI PrimeCell ID Register [15:8] |

Register 20: SSI PrimeCell Identification 2 (SSIPCellID2), offset 0xFF8

The SSIPCeIIIDn registers are hard-coded, and the fields within the register determine the reset value.

SSI PrimeCell Identification 2 (SSIPCelIID2)

SSI0 base: 0x4000.8000 Offset 0xFF8 Type RO, reset 0x0000.0005




| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|-------|---|
| 31:8 | reserved | RO | 0x00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 7:0 | CID2 | RO | 0x05 | SSI PrimeCell ID Register [23:16] |

Register 21: SSI PrimeCell Identification 3 (SSIPCelIID3), offset 0xFFC

The SSIPCellIDn registers are hard-coded, and the fields within the register determine the reset value.

SSI PrimeCell Identification 3 (SSIPCellID3)

SSI0 base: 0x4000.8000 Offset 0xFFC Type RO, reset 0x0000.00B1



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|-------|---|
| 31:8 | reserved | RO | 0x00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 7:0 | CID3 | RO | 0xB1 | SSI PrimeCell ID Register [31:24] |

14 Inter-Integrated Circuit (I²C) Interface


The Inter-Integrated Circuit (I²C) bus provides bi-directional data transfer through a two-wire design (a serial data line SDA and a serial clock line SCL), and interfaces to external I²C devices such as serial memory (RAMs and ROMs), networking devices, LCDs, tone generators, and so on. The I²C bus may also be used for system testing and diagnostic purposes in product development and manufacture. The LM3S2412 microcontroller includes one I²C module, providing the ability to interact (both send and receive) with other I²C devices on the bus.

The Stellaris® I2C interface has the following features:

- Devices on the I²C bus can be designated as either a master or a slave
 - Supports both sending and receiving data as either a master or a slave
 - Supports simultaneous master and slave operation
- Four I²C modes
 - Master transmit
 - Master receive
 - Slave transmit
 - Slave receive
- Two transmission speeds: Standard (100 Kbps) and Fast (400 Kbps)
- Master and slave interrupt generation
 - Master generates interrupts when a transmit or receive operation completes (or aborts due to an error)
 - Slave generates interrupts when data has been sent or requested by a master
- Master with arbitration and clock synchronization, multimaster support, and 7-bit addressing mode

14.1 Block Diagram

Figure 14-1. I²C Block Diagram




14.2 Functional Description

The I²C module is comprised of both master and slave functions which are implemented as separate peripherals. For proper operation, the SDA and SCL pins must be connected to bi-directional open-drain pads. A typical I²C bus configuration is shown in Figure 14-2 on page 369.

See "Inter-Integrated Circuit (I²C) Interface" on page 536 for I²C timing diagrams.

Figure 14-2. I²C Bus Configuration



14.2.1 I²C Bus Functional Overview


The I²C bus uses only two signals: SDA and SCL, named I2CSDA and I2CSCL on Stellaris[®] microcontrollers. SDA is the bi-directional serial data line and SCL is the bi-directional serial clock line. The bus is considered idle when both lines are High.

Every transaction on the I²C bus is nine bits long, consisting of eight data bits and a single acknowledge bit. The number of bytes per transfer (defined as the time between a valid START and STOP condition, described in "START and STOP Conditions" on page 370) is unrestricted, but each byte has to be followed by an acknowledge bit, and data must be transferred MSB first. When a receiver cannot receive another complete byte, it can hold the clock line SCL Low and force the transmitter into a wait state. The data transfer continues when the receiver releases the clock SCL.

14.2.1.1 START and STOP Conditions

The protocol of the I²C bus defines two states to begin and end a transaction: START and STOP. A High-to-Low transition on the SDA line while the SCL is High is defined as a START condition, and a Low-to-High transition on the SDA line while SCL is High is defined as a STOP condition. The bus is considered busy after a START condition and free after a STOP condition. See Figure 14-3 on page 370.


Figure 14-3. START and STOP Conditions



14.2.1.2 Data Format with 7-Bit Address


Data transfers follow the format shown in Figure 14-4 on page 370. After the START condition, a slave address is sent. This address is 7-bits long followed by an eighth bit, which is a data direction bit (\mathbb{R}/\mathbb{S} bit in the **I2CMSA** register). A zero indicates a transmit operation (send), and a one indicates a request for data (receive). A data transfer is always terminated by a STOP condition generated by the master, however, a master can initiate communications with another device on the bus by generating a repeated START condition and addressing another slave without first generating a STOP condition. Various combinations of receive/send formats are then possible within a single transfer.

Figure 14-4. Complete Data Transfer with a 7-Bit Address



The first seven bits of the first byte make up the slave address (see Figure 14-5 on page 370). The eighth bit determines the direction of the message. A zero in the R/S position of the first byte means that the master will write (send) data to the selected slave, and a one in this position means that the master will receive data from the slave.


Figure 14-5. R/S Bit in First Byte



14.2.1.3 Data Validity

The data on the SDA line must be stable during the high period of the clock, and the data line can only change when SCL is Low (see Figure 14-6 on page 371).

Figure 14-6. Data Validity During Bit Transfer on the I²C Bus



14.2.1.4 Acknowledge

All bus transactions have a required acknowledge clock cycle that is generated by the master. During the acknowledge cycle, the transmitter (which can be the master or slave) releases the SDA line. To acknowledge the transaction, the receiver must pull down SDA during the acknowledge clock cycle. The data sent out by the receiver during the acknowledge cycle must comply with the data validity requirements described in "Data Validity" on page 370.

When a slave receiver does not acknowledge the slave address, SDA must be left High by the slave so that the master can generate a STOP condition and abort the current transfer. If the master device is acting as a receiver during a transfer, it is responsible for acknowledging each transfer made by the slave. Since the master controls the number of bytes in the transfer, it signals the end of data to the slave transmitter by not generating an acknowledge on the last data byte. The slave transmitter must then release SDA to allow the master to generate the STOP or a repeated START condition.

14.2.1.5 Arbitration

A master may start a transfer only if the bus is idle. It's possible for two or more masters to generate a START condition within minimum hold time of the START condition. In these situations, an arbitration scheme takes place on the SDA line, while SCL is High. During arbitration, the first of the competing master devices to place a '1' (High) on SDA while another master transmits a '0' (Low) will switch off its data output stage and retire until the bus is idle again.

Arbitration can take place over several bits. Its first stage is a comparison of address bits, and if both masters are trying to address the same device, arbitration continues on to the comparison of data bits.

14.2.2 Available Speed Modes

The I^2C clock rate is determined by the parameters: CLK_PRD , $TIMER_PRD$, SCL_LP , and SCL_HP . where:

CLK_PRD is the system clock period

SCL_LP is the low phase of SCL (fixed at 6)

SCL_HP is the high phase of SCL (fixed at 4)

TIMER_PRD is the programmed value in the I^2C Master Timer Period (I2CMTPR) register (see page 389).

The I²C clock period is calculated as follows:

SCL_PERIOD = 2*(1 + TIMER_PRD)*(SCL_LP + SCL_HP)*CLK_PRD

For example:

```
CLK_PRD = 50 ns
TIMER_PRD = 2
SCL_LP=6
SCL HP=4
```

yields a SCL frequency of:

```
1/T = 333 \text{ Khz}
```

Table 14-1 on page 372 gives examples of timer period, system clock, and speed mode (Standard or Fast).

Table 14-1. Examples of I²C Master Timer Period versus Speed Mode

| System Clock | Timer Period | Standard Mode | Timer Period | Fast Mode |
|--------------|--------------|---------------|--------------|-----------|
| 4 MHz | 0x01 | 100 Kbps | - | - |
| 6 MHz | 0x02 | 100 Kbps | - | - |
| 12.5 MHz | 0x06 | 89 Kbps | 0x01 | 312 Kbps |
| 16.7 MHz | 0x08 | 93 Kbps | 0x02 | 278 Kbps |
| 20 MHz | 0x09 | 100 Kbps | 0x02 | 333 Kbps |
| 25 MHz | 0x0C | 96.2 Kbps | 0x03 | 312 Kbps |

14.2.3 Interrupts

The I²C can generate interrupts when the following conditions are observed:

- Master transaction completed
- Master transaction error
- Slave transaction received
- Slave transaction requested

There is a separate interrupt signal for the I²C master and I²C slave modules. While both modules can generate interrupts for multiple conditions, only a single interrupt signal is sent to the interrupt controller.

14.2.3.1 I²C Master Interrupts

The I^2C master module generates an interrupt when a transaction completes (either transmit or receive), or when an error occurs during a transaction. To enable the I^2C master interrupt, software must write a '1' to the I^2C Master Interrupt Mask (I2CMIMR) register. When an interrupt condition is met, software must check the ERROR bit in the I^2C Master Control/Status (I2CMCS) register to verify that an error didn't occur during the last transaction. An error condition is asserted if the last transaction wasn't acknowledge by the slave or if the master was forced to give up ownership of the bus due to a lost arbitration round with another master. If an error is not detected, the application can proceed with the transfer. The interrupt is cleared by writing a '1' to the I^2C Master Interrupt Clear (I2CMICR) register.

If the application doesn't require the use of interrupts, the raw interrupt status is always visible via the I²C Master Raw Interrupt Status (I2CMRIS) register.

14.2.3.2 I²C Slave Interrupts

The slave module can generate an interrupt when data has been received or requested. This interrupt is enabled by writing a 1 to the DATAIM bit in the I^2C Slave Interrupt Mask (I2CSIMR) register. Software determines whether the module should write (transmit) or read (receive) data from the I^2C Slave Data (I2CSDR) register, by checking the RREQ and TREQ bits of the I^2C Slave Control/Status (I2CSCSR) register. If the slave module is in receive mode and the first byte of a transfer is received, the FBR bit is set along with the RREQ bit. The interrupt is cleared by writing a 1 to the DATAIC bit in the I^2C Slave Interrupt Clear (I2CSICR) register.

If the application doesn't require the use of interrupts, the raw interrupt status is always visible via the I^2C Slave Raw Interrupt Status (I2CSRIS) register.

14.2.4 Loopback Operation

The I²C modules can be placed into an internal loopback mode for diagnostic or debug work. This is accomplished by setting the LPBK bit in the I²C Master Configuration (I2CMCR) register. In loopback mode, the SDA and SCL signals from the master and slave modules are tied together.

14.2.5 Command Sequence Flow Charts

This section details the steps required to perform the various I²C transfer types in both master and slave mode.

14.2.5.1 I²C Master Command Sequences

The figures that follow show the command sequences available for the I²C master.




Figure 14-7. Master Single SEND




Figure 14-8. Master Single RECEIVE




Figure 14-9. Master Burst SEND




Figure 14-10. Master Burst RECEIVE




Figure 14-11. Master Burst RECEIVE after Burst SEND




Figure 14-12. Master Burst SEND after Burst RECEIVE

14.2.5.2 I²C Slave Command Sequences

Figure 14-13 on page 380 presents the command sequence available for the I²C slave.




Figure 14-13. Slave Command Sequence

14.3 Initialization and Configuration

The following example shows how to configure the I^2C module to send a single byte as a master. This assumes the system clock is 20 MHz.

- 1. Enable the I²C clock by writing a value of 0x0000.1000 to the **RCGC1** register in the System Control module.
- Enable the clock to the appropriate GPIO module via the RCGC2 register in the System Control module.
- **3.** In the GPIO module, enable the appropriate pins for their alternate function using the **GPIOAFSEL** register. Also, be sure to enable the same pins for Open Drain operation.
- **4.** Initialize the I²C Master by writing the **I2CMCR** register with a value of 0x0000.0020.
- **5.** Set the desired SCL clock speed of 100 Kbps by writing the **I2CMTPR** register with the correct value. The value written to the **I2CMTPR** register represents the number of system clock periods in one SCL clock period. The TPR value is determined by the following equation:

```
TPR = (System Clock / (2 * (SCL_LP + SCL_HP) * SCL_CLK)) - 1;

TPR = (20MHz / (2 * (6 + 4) * 100000)) - 1;

TPR = 9
```

Write the **I2CMTPR** register with the value of 0x0000.0009.

- **6.** Specify the slave address of the master and that the next operation will be a Send by writing the **I2CMSA** register with a value of 0x0000.0076. This sets the slave address to 0x3B.
- 7. Place data (byte) to be sent in the data register by writing the **I2CMDR** register with the desired data.
- **8.** Initiate a single byte send of the data from Master to Slave by writing the **I2CMCS** register with a value of 0x0000.0007 (STOP, START, RUN).
- **9.** Wait until the transmission completes by polling the **I2CMCS** register's BUSBSY bit until it has been cleared.

14.4 Register Map

Table 14-2 on page 381 lists the I^2C registers. All addresses given are relative to the I^2C base addresses for the master and slave:

I²C Master 0: 0x4002.0000
 I²C Slave 0: 0x4002.0800

Table 14-2. Inter-Integrated Circuit (I²C) Interface Register Map

| Offset | Name | Туре | Reset | Description | See page |
|------------------------|---------|------|-------------|------------------------------------|-------------|
| I ² C Maste | r | | | | ' |
| 0x000 | I2CMSA | R/W | 0x0000.0000 | I2C Master Slave Address | 383 |
| 0x004 | I2CMCS | R/W | 0x0000.0000 | I2C Master Control/Status | 384 |
| 0x008 | I2CMDR | R/W | 0x0000.0000 | I2C Master Data | 388 |
| 0x00C | I2CMTPR | R/W | 0x0000.0001 | I2C Master Timer Period | 389 |
| 0x010 | I2CMIMR | R/W | 0x0000.0000 | I2C Master Interrupt Mask | 390 |
| 0x014 | I2CMRIS | RO | 0x0000.0000 | I2C Master Raw Interrupt Status | 391 |
| 0x018 | I2CMMIS | RO | 0x0000.0000 | I2C Master Masked Interrupt Status | 392 |
| 0x01C | I2CMICR | WO | 0x0000.0000 | I2C Master Interrupt Clear | 393 |
| 0x020 | I2CMCR | R/W | 0x0000.0000 | I2C Master Configuration | 394 |
| I ² C Slave | ' | | | | <u>'</u> |
| 0x000 | I2CSOAR | R/W | 0x0000.0000 | I2C Slave Own Address | 396 |
| 0x004 | I2CSCSR | RO | 0x0000.0000 | I2C Slave Control/Status | 397 |
| 0x008 | I2CSDR | R/W | 0x0000.0000 | I2C Slave Data | 399 |
| 0x00C | I2CSIMR | R/W | 0x0000.0000 | I2C Slave Interrupt Mask | 400 |

Table 14-2. Inter-Integrated Circuit (I²C) Interface Register Map (continued)

| Offset | Name | Туре | Reset | Description | See page |
|--------|---------|------|-------------|-----------------------------------|-------------|
| 0x010 | I2CSRIS | RO | 0x0000.0000 | I2C Slave Raw Interrupt Status | 401 |
| 0x014 | I2CSMIS | RO | 0x0000.0000 | I2C Slave Masked Interrupt Status | 402 |
| 0x018 | 12CSICR | WO | 0x0000.0000 | I2C Slave Interrupt Clear | 403 |

14.5 Register Descriptions (I²C Master)


The remainder of this section lists and describes the I²C master registers, in numerical order by address offset. See also "Register Descriptions (I²C Slave)" on page 395.

Register 1: I²C Master Slave Address (I2CMSA), offset 0x000

This register consists of eight bits: seven address bits (A6-A0), and a Receive/Send bit, which determines if the next operation is a Receive (High), or Send (Low).

I2C Master Slave Address (I2CMSA)

I2C Master 0 base: 0x4002.0000 Offset 0x000 Type R/W, reset 0x0000.0000



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|-------|---|
| 31:8 | reserved | RO | 0x00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 7:1 | SA | R/W | 0 | I ² C Slave Address |
| | | | | This field specifies bits A6 through A0 of the slave address. |
| 0 | R/S | R/W | 0 | Receive/Send |

The R/S bit specifies if the next operation is a Receive (High) or Send (Low).

Value Description

Send.

Receive.

Register 2: I²C Master Control/Status (I2CMCS), offset 0x004

This register accesses four control bits when written, and accesses seven status bits when read.

The status register consists of seven bits, which when read determine the state of the I²C bus controller.

The control register consists of four bits: the RUN, START, STOP, and ACK bits. The START bit causes the generation of the START, or REPEATED START condition.


The STOP bit determines if the cycle stops at the end of the data cycle, or continues on to a burst. To generate a single send cycle, the I^2C Master Slave Address (I2CMSA) register is written with the desired address, the R/S bit is set to 0, and the Control register is written with ACK=X (0 or 1), STOP=1, START=1, and RUN=1 to perform the operation and stop. When the operation is completed (or aborted due an error), the interrupt pin becomes active and the data may be read from the I2CMDR register. When the I^2C module operates in Master receiver mode, the ACK bit must be set normally to logic 1. This causes the I^2C bus controller to send an acknowledge automatically after each byte. This bit must be reset when the I^2C bus controller requires no further data to be sent from the slave transmitter.

Reads

I2C Master Control/Status (I2CMCS)

I2C Master 0 base: 0x4002.0000 Offset 0x004

Type RO, reset 0x0000.0000



| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|-------|---|
| 31:7 | reserved | RO | 0x00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 6 | BUSBSY | RO | 0 | Bus Busy |
| | | | | This bit specifies the state of the I^2C bus. If set, the bus is busy; otherwise, the bus is idle. The bit changes based on the START and STOP conditions. |
| 5 | IDLE | RO | 0 | I ² C Idle |
| | | | | This bit specifies the I^2C controller state. If set, the controller is idle; otherwise the controller is not idle. |
| 4 | ARBLST | RO | 0 | Arbitration Lost |
| | | | | This bit specifies the result of bus arbitration. If set, the controller lost arbitration; otherwise, the controller won arbitration. |


| Bit/Field | Name | Туре | Reset | Description |
|-----------|--------|------|-------|---|
| 3 | DATACK | RO | 0 | Acknowledge Data |
| | | | | This bit specifies the result of the last data operation. If set, the transmitted data was not acknowledged; otherwise, the data was acknowledged. |
| 2 | ADRACK | RO | 0 | Acknowledge Address |
| | | | | This bit specifies the result of the last address operation. If set, the transmitted address was not acknowledged; otherwise, the address was acknowledged. |
| 1 | ERROR | RO | 0 | Error |
| | | | | This bit specifies the result of the last bus operation. If set, an error occurred on the last operation; otherwise, no error was detected. The error can be from the slave address not being acknowledged, the transmit data not being acknowledged, or because the controller lost arbitration. |
| 0 | BUSY | RO | 0 | I ² C Busy |
| | | | | This hit specifies the state of the controller if set the controller is husy: |

This bit specifies the state of the controller. If set, the controller is busy; otherwise, the controller is idle. When the BUSY bit is set, the other status bits are not valid.

Writes

I2C Master Control/Status (I2CMCS)

I2C Master 0 base: 0x4002.0000 Offset 0x004 Type WO, reset 0x0000.0000



| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|-------|---|
| 31:4 | reserved | WO | 0x00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 3 | ACK | WO | 0 | Data Acknowledge Enable |
| | | | | When set, causes received data byte to be acknowledged automatically by the master. See field decoding in Table 14-3 on page 386. |
| 2 | STOP | WO | 0 | Generate STOP |
| | | | | When set, causes the generation of the STOP condition. See field |

decoding in Table 14-3 on page 386.

| Bit/Field | Name | Type | Reset | Description |
|-----------|-------|------|-------|---|
| 1 | START | WO | 0 | Generate START |
| | | | | When set, causes the generation of a START or repeated START condition. See field decoding in Table 14-3 on page 386. |
| 0 | RUN | WO | 0 | I ² C Master Enable |

When set, allows the master to send or receive data. See field decoding in Table 14-3 on page 386.

Table 14-3. Write Field Decoding for I2CMCS[3:0] Field (Sheet 1 of 3)

| | I2CMSA[0] | | I2CMCS[3:0] | | | Description |
|--------------------|--------------|----------------|--------------|------------|-----------|---|
| State | R/S | ACK | STOP | START | RUN | |
| Idle | 0 | X ^a | 0 | 1 | 1 | START condition followed by SEND (master goes to the Master Transmit state). |
| | 0 | Х | 1 | 1 | 1 | START condition followed by a SEND and STOP condition (master remains in Idle state). |
| | 1 | 0 | 0 | 1 | 1 | START condition followed by RECEIVE operation with negative ACK (master goes to the Master Receive state). |
| | 1 | 0 | 1 | 1 | 1 | START condition followed by RECEIVE and STOP condition (master remains in Idle state). |
| | 1 | 1 | 0 | 1 | 1 | START condition followed by RECEIVE (master goes to the Master Receive state). |
| | 1 | 1 | 1 | 1 | 1 | Illegal. |
| | All other co | mbination | s not listed | are non-op | erations. | NOP. |
| Master Transmit | Х | Х | 0 | 0 | 1 | SEND operation (master remains in Master Transmit state). |
| | Х | Х | 1 | 0 | 0 | STOP condition (master goes to Idle state). |
| | Х | Х | 1 | 0 | 1 | SEND followed by STOP condition (master goes to Idle state). |
| | 0 | Х | 0 | 1 | 1 | Repeated START condition followed by a SEND (master remains in Master Transmit state). |
| | 0 | Х | 1 | 1 | 1 | Repeated START condition followed by SEND and STOP condition (master goes to Idle state). |
| | 1 | 0 | 0 | 1 | 1 | Repeated START condition followed by a RECEIVE operation with a negative ACK (master goes to Master Receive state). |
| | 1 | 0 | 1 | 1 | 1 | Repeated START condition followed by a SEND and STOP condition (master goes to Idle state). |
| | 1 | 1 | 0 | 1 | 1 | Repeated START condition followed by RECEIVE (master goes to Master Receive state). |
| | 1 | 1 | 1 | 1 | 1 | Illegal. |
| | All other co | mbination | s not listed | are non-op | erations. | NOP. |

Table 14-3. Write Field Decoding for I2CMCS[3:0] Field (Sheet 1 of 3) (continued)

| Current | | | | S[3:0] | Description | |
|-------------------|--------------|------------|--------------|------------|-------------|--|
| State | R/S | ACK | STOP | START | RUN | |
| Master Receive | Х | 0 | 0 | 0 | 1 | RECEIVE operation with negative ACK (master remains in Master Receive state). |
| | Х | Х | 1 | 0 | 0 | STOP condition (master goes to Idle state).b |
| | Х | 0 | 1 | 0 | 1 | RECEIVE followed by STOP condition (master goes to Idle state). |
| | Х | 1 | 0 | 0 | 1 | RECEIVE operation (master remains in Master Receive state). |
| | Х | 1 | 1 | 0 | 1 | Illegal. |
| | 1 | 0 | 0 | 1 | 1 | Repeated START condition followed by RECEIVE operation with a negative ACK (master remains in Master Receive state). |
| | 1 | 0 | 1 | 1 | 1 | Repeated START condition followed by RECEIVE and STOP condition (master goes to Idle state). |
| | 1 | 1 | 0 | 1 | 1 | Repeated START condition followed by RECEIVE (master remains in Master Receive state). |
| | 0 | Х | 0 | 1 | 1 | Repeated START condition followed by SEND (master goes to Master Transmit state). |
| | 0 | Х | 1 | 1 | 1 | Repeated START condition followed by SEND and STOP condition (master goes to Idle state). |
| | All other co | mbinations | s not listed | are non-op | erations. | NOP. |

a. An X in a table cell indicates the bit can be 0 or 1.

b. In Master Receive mode, a STOP condition should be generated only after a Data Negative Acknowledge executed by the master or an Address Negative Acknowledge executed by the slave.

Register 3: I²C Master Data (I2CMDR), offset 0x008

Important: Use caution when reading this register. Performing a read may change bit status.


This register contains the data to be transmitted when in the Master Transmit state, and the data received when in the Master Receive state.

I2C Master Data (I2CMDR)

I2C Master 0 base: 0x4002.0000

Offset 0x008

Type R/W, reset 0x0000.0000



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|-------|---|
| 31:8 | reserved | RO | 0x00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 7:0 | DATA | R/W | 0x00 | Data Transferred |

Data transferred during transaction.


Register 4: I²C Master Timer Period (I2CMTPR), offset 0x00C

This register specifies the period of the SCL clock.

Caution – Take care not to set bit 7 when accessing this register as unpredictable behavior can occur.

I2C Master Timer Period (I2CMTPR)

I2C Master 0 base: 0x4002.0000 Offset 0x00C Type R/W, reset 0x0000.0001



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|-------|---|
| 31:7 | reserved | RO | 0x00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 6:0 | TPR | R/W | 0x1 | SCL Clock Period |

This field specifies the period of the SCL clock.

SCL_PRD = 2*(1 + TPR)*(SCL_LP + SCL_HP)*CLK_PRD

where:

SCL_PRD is the SCL line period (I^2C clock).

TPR is the Timer Period register value (range of 1 to 127).

 SCL_LP is the SCL Low period (fixed at 6).

 SCL_HP is the SCL High period (fixed at 4).

Register 5: I²C Master Interrupt Mask (I2CMIMR), offset 0x010


This register controls whether a raw interrupt is promoted to a controller interrupt.

I2C Master Interrupt Mask (I2CMIMR)

I2C Master 0 base: 0x4002.0000

Offset 0x010

Type R/W, reset 0x0000.0000



| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|-------|---|
| 31:1 | reserved | RO | 0x00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 0 | IM | R/W | 0 | Interrupt Mask |

This bit controls whether a raw interrupt is promoted to a controller interrupt. If set, the interrupt is not masked and the interrupt is promoted; otherwise, the interrupt is masked.

Register 6: I²C Master Raw Interrupt Status (I2CMRIS), offset 0x014


This register specifies whether an interrupt is pending.

I2C Master Raw Interrupt Status (I2CMRIS)

I2C Master 0 base: 0x4002.0000

Offset 0x014

Type RO, reset 0x0000.0000



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|-------|---|
| 31:1 | reserved | RO | 0x00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 0 | RIS | RO | 0 | Raw Interrupt Status |

This bit specifies the raw interrupt state (prior to masking) of the I^2C master block. If set, an interrupt is pending; otherwise, an interrupt is not pending.

Register 7: I²C Master Masked Interrupt Status (I2CMMIS), offset 0x018


This register specifies whether an interrupt was signaled.

I2C Master Masked Interrupt Status (I2CMMIS)

I2C Master 0 base: 0x4002.0000

Offset 0x018

Type RO, reset 0x0000.0000



| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|-------|---|
| 31:1 | reserved | RO | 0x00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 0 | MIS | RO | 0 | Masked Interrupt Status |

This bit specifies the raw interrupt state (after masking) of the I^2C master block. If set, an interrupt was signaled; otherwise, an interrupt has not been generated since the bit was last cleared.

Register 8: I²C Master Interrupt Clear (I2CMICR), offset 0x01C


This register clears the raw interrupt.

I2C Master Interrupt Clear (I2CMICR)

I2C Master 0 base: 0x4002.0000

Offset 0x01C

Type WO, reset 0x0000.0000



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|-------|---|
| 31:1 | reserved | RO | 0x00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 0 | IC | WO | 0 | Interrupt Clear |

This bit controls the clearing of the raw interrupt. A write of 1 clears the interrupt; otherwise, a write of 0 has no affect on the interrupt state. A read of this register returns no meaningful data.

Register 9: I²C Master Configuration (I2CMCR), offset 0x020


This register configures the mode (Master or Slave) and sets the interface for test mode loopback.

I2C Master Configuration (I2CMCR)

I2C Master 0 base: 0x4002.0000

Offset 0x020

Type R/W, reset 0x0000.0000



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|-------|---|
| 31:6 | reserved | RO | 0x00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 5 | SFE | R/W | 0 | I ² C Slave Function Enable |
| | | | | This bit specifies whether the interface may operate in Slave mode. If set, Slave mode is enabled; otherwise, Slave mode is disabled. |
| 4 | MFE | R/W | 0 | I ² C Master Function Enable |
| | | | | This bit specifies whether the interface may operate in Master mode. If set, Master mode is enabled; otherwise, Master mode is disabled and the interface clock is disabled. |
| 3:1 | reserved | RO | 0x00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 0 | LPBK | R/W | 0 | I ² C Loopback |

This bit specifies whether the interface is operating normally or in Loopback mode. If set, the device is put in a test mode loopback configuration; otherwise, the device operates normally.

14.6 Register Descriptions (I²C Slave)


The remainder of this section lists and describes the I^2C slave registers, in numerical order by address offset. See also "Register Descriptions (I^2C Master)" on page 382.

Register 10: I²C Slave Own Address (I2CSOAR), offset 0x000

This register consists of seven address bits that identify the Stellaris[®] I²C device on the I²C bus.

I2C Slave Own Address (I2CSOAR)

I2C Slave 0 base: 0x4002.0800 Offset 0x000 Type R/W, reset 0x0000.0000



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|-------|---|
| 31:7 | reserved | RO | 0x00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 6:0 | OAR | R/W | 0x00 | I ² C Slave Own Address |

This field specifies bits A6 through A0 of the slave address.

Register 11: I²C Slave Control/Status (I2CSCSR), offset 0x004

This register accesses one control bit when written, and three status bits when read.

The read-only Status register consists of three bits: the FBR, RREQ, and TREQ bits. The First Byte Received (FBR) bit is set only after the Stellaris® device detects its own slave address and receives the first data byte from the I^2C master. The Receive Request (RREQ) bit indicates that the Stellaris® I^2C device has received a data byte from an I^2C master. Read one data byte from the I^2C Slave Data (I2CSDR) register to clear the RREQ bit. The Transmit Request (TREQ) bit indicates that the Stellaris® I^2C device is addressed as a Slave Transmitter. Write one data byte into the I^2C Slave Data (I2CSDR) register to clear the TREQ bit.

The write-only Control register consists of one bit: the DA bit. The DA bit enables and disables the Stellaris $^{\circ}$ I²C slave operation.


Reads

I2C Slave Control/Status (I2CSCSR)

I2C Slave 0 base: 0x4002.0800

Offset 0x004

Type RO, reset 0x0000.0000



| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|-------|--|
| 31:3 | reserved | RO | 0x00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 2 | FBR | RO | 0 | First Byte Received |
| | | | | Indicates that the first byte following the slave's own address is received. This bit is only valid when the RREQ bit is set, and is automatically cleared when data has been read from the I2CSDR register. |
| | | | | Note: This bit is not used for slave transmit operations. |
| 1 | TREQ | RO | 0 | Transmit Request |

This bit specifies the state of the I^2C slave with regards to outstanding transmit requests. If set, the I^2C unit has been addressed as a slave transmitter and uses clock stretching to delay the master until data has been written to the **I2CSDR** register. Otherwise, there is no outstanding transmit request.

| Bit/Field | Name | Type | Reset | Description |
|-----------|------|------|-------|-----------------|
| 0 | RREQ | RO | 0 | Receive Request |

This bit specifies the status of the I^2C slave with regards to outstanding receive requests. If set, the I^2C unit has outstanding receive data from the I^2C master and uses clock stretching to delay the master until the data has been read from the I^2CSDR register. Otherwise, no receive data is outstanding.


Writes

I2C Slave Control/Status (I2CSCSR)

I2C Slave 0 base: 0x4002.0800

Offset 0x004

Type WO, reset 0x0000.0000



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|-------|---|
| 31:1 | reserved | RO | 0x00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 0 | DA | WO | 0 | Device Active |

Value Description

- 0 Disables the I²C slave operation.
- 1 Enables the I²C slave operation.


Register 12: I²C Slave Data (I2CSDR), offset 0x008

Important: Use caution when reading this register. Performing a read may change bit status.

This register contains the data to be transmitted when in the Slave Transmit state, and the data received when in the Slave Receive state.

I2C Slave Data (I2CSDR)

I2C Slave 0 base: 0x4002.0800 Offset 0x008 Type R/W, reset 0x0000.0000



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|-------|---|
| 31:8 | reserved | RO | 0x00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 7:0 | DATA | R/W | 0x0 | Data for Transfer |

This field contains the data for transfer during a slave receive or transmit operation.

Register 13: I²C Slave Interrupt Mask (I2CSIMR), offset 0x00C


This register controls whether a raw interrupt is promoted to a controller interrupt.

I2C Slave Interrupt Mask (I2CSIMR)

I2C Slave 0 base: 0x4002.0800

Offset 0x00C

Type R/W, reset 0x0000.0000



| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|-------|---|
| 31:1 | reserved | RO | 0x00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 0 | DATAIM | R/W | 0 | Data Interrupt Mask |

This bit controls whether the raw interrupt for data received and data requested is promoted to a controller interrupt. If set, the interrupt is not masked and the interrupt is promoted; otherwise, the interrupt is masked.

Register 14: I²C Slave Raw Interrupt Status (I2CSRIS), offset 0x010


This register specifies whether an interrupt is pending.

I2C Slave Raw Interrupt Status (I2CSRIS)

I2C Slave 0 base: 0x4002.0800

Offset 0x010

Type RO, reset 0x0000.0000



| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|-------|---|
| 31:1 | reserved | RO | 0x00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 0 | DATARIS | RO | 0 | Data Raw Interrupt Status |

This bit specifies the raw interrupt state for data received and data requested (prior to masking) of the I²C slave block. If set, an interrupt is pending; otherwise, an interrupt is not pending.

Register 15: I²C Slave Masked Interrupt Status (I2CSMIS), offset 0x014


This register specifies whether an interrupt was signaled.

I2C Slave Masked Interrupt Status (I2CSMIS)

I2C Slave 0 base: 0x4002.0800

Offset 0x014

Type RO, reset 0x0000.0000



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|-------|---|
| 31:1 | reserved | RO | 0x00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 0 | DATAMIS | RO | 0 | Data Masked Interrupt Status |

This bit specifies the interrupt state for data received and data requested (after masking) of the I²C slave block. If set, an interrupt was signaled; otherwise, an interrupt has not been generated since the bit was last cleared.

Register 16: I²C Slave Interrupt Clear (I2CSICR), offset 0x018


This register clears the raw interrupt. A read of this register returns no meaningful data.

I2C Slave Interrupt Clear (I2CSICR)

I2C Slave 0 base: 0x4002.0800

Offset 0x018

Type WO, reset 0x0000.0000



| Bit/Field | Name | туре | Reset | Description |
|-----------|----------|------|-------|---|
| 31:1 | reserved | RO | 0x00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 0 | DATAIC | WO | 0 | Data Interrupt Clear |

This bit controls the clearing of the raw interrupt for data received and data requested. When set, it clears the <code>DATARIS</code> interrupt bit; otherwise, it has no effect on the <code>DATARIS</code> bit value.

15 Controller Area Network (CAN) Module


Controller Area Network (CAN) is a multicast, shared serial bus standard for connecting electronic control units (ECUs). CAN was specifically designed to be robust in electromagnetically-noisy environments and can utilize a differential balanced line like RS-485 or a more robust twisted-pair wire. Originally created for automotive purposes, it is also used in many embedded control applications (such as industrial and medical). Bit rates up to 1Mbps are possible at network lengths less than 40 meters. Decreased bit rates allow longer network distances (for example, 125 Kbps at 500 meters).

The Stellaris® CAN controller supports the following features:

- CAN protocol version 2.0 part A/B
- Bit rates up to 1 Mbps
- 32 message objects with individual identifier masks
- Maskable interrupt
- Disable Automatic Retransmission mode for Time-Triggered CAN (TTCAN) applications
- Programmable Loopback mode for self-test operation
- Programmable FIFO mode enables storage of multiple message objects
- Gluelessly attaches to an external CAN interface through the CANnTX and CANnRX signals

15.1 Block Diagram

Figure 15-1. CAN Controller Block Diagram



15.2 Functional Description

The Stellaris[®] CAN controller conforms to the CAN protocol version 2.0 (parts A and B). Message transfers that include data, remote, error, and overload frames with an 11-bit identifier (standard) or a 29-bit identifier (extended) are supported. Transfer rates can be programmed up to 1 Mbps.

The CAN module consists of three major parts:

- CAN protocol controller and message handler
- Message memory
- CAN register interface

A data frame contains data for transmission, whereas a remote frame contains no data and is used to request the transmission of a specific message object. The CAN data/remote frame is constructed as shown in Figure 15-2 on page 406.




Figure 15-2. CAN Data/Remote Frame

The protocol controller transfers and receives the serial data from the CAN bus and passes the data on to the message handler. The message handler then loads this information into the appropriate message object based on the current filtering and identifiers in the message object memory. The message handler is also responsible for generating interrupts based on events on the CAN bus.

The message object memory is a set of 32 identical memory blocks that hold the current configuration, status, and actual data for each message object. These are accessed via either of the CAN message object register interfaces.

The message memory is not directly accessible in the Stellaris[®] memory map, so the Stellaris[®] CAN controller provides an interface to communicate with the message memory via two CAN interface register sets for communicating with the message objects. As there is no direct access to the message object memory, these two interfaces must be used to read or write to each message object. The two message object interfaces allow parallel access to the CAN controller message objects when multiple objects may have new information that must be processed. In general, one interface is used for transmit data and one for receive data.

15.2.1 Initialization

Software initialization is started by setting the INIT bit in the **CAN Control (CANCTL)** register (with software or by a hardware reset) or by going bus-off, which occurs when the transmitter's error counter exceeds a count of 255. While INIT is set, all message transfers to and from the CAN bus are stopped and the CANnTX signal is held High. Entering the initialization state does not change the configuration of the CAN controller, the message objects, or the error counters. However, some configuration registers are only accessible while in the initialization state.

To initialize the CAN controller, set the **CAN Bit Timing (CANBIT)** register and configure each message object. If a message object is not needed, label it as not valid by clearing the MSGVAL bit

in the **CAN IFn Arbitration 2 (CANIFnARB2)** register. Otherwise, the whole message object must be initialized, as the fields of the message object may not have valid information, causing unexpected results. Both the INIT and CCE bits in the **CANCTL** register must be set in order to access the **CANBIT** register and the **CAN Baud Rate Prescaler Extension (CANBRPE)** register to configure the bit timing. To leave the initialization state, the INIT bit must be cleared. Afterwards, the internal Bit Stream Processor (BSP) synchronizes itself to the data transfer on the CAN bus by waiting for the occurrence of a sequence of 11 consecutive recessive bits (indicating a bus idle condition) before it takes part in bus activities and starts message transfers. Message object initialization does not require the CAN to be in the initialization state and can be done on the fly. However, message objects should all be configured to particular identifiers or set to not valid before message transfer starts. To change the configuration of a message object during normal operation, clear the MSGVAL bit in the **CANIFnARB2** register to indicate that the message object is not valid during the change. When the configuration is completed, set the MSGVAL bit again to indicate that the message object is once again valid.

15.2.2 Operation

There are two sets of CAN Interface Registers (**CANIF1x** and **CANIF2x**), which are used to access the message objects in the Message RAM. The CAN controller coordinates transfers to and from the Message RAM to and from the registers. The two sets are independent and identical and can be used to queue transactions. Generally, one interface is used to transmit data and one is used to receive data.

Once the CAN module is initialized and the INIT bit in the **CANCTL** register is cleared, the CAN module synchronizes itself to the CAN bus and starts the message transfer. As each message is received, it goes through the message handler's filtering process, and if it passes through the filter, is stored in the message object specified by the MNUM bit in the **CAN IFn Command Request** (**CANIFnCRQ**) register. The whole message (including all arbitration bits, data-length code, and eight data bytes) is stored in the message object. If the Identifier Mask (the MSK bits in the **CAN IFn Mask 1** and **CAN IFn Mask 2** (**CANIFnMSKn**) registers) is used, the arbitration bits that are masked to "don't care" may be overwritten in the message object.

The CPU may read or write each message at any time via the CAN Interface Registers. The message handler guarantees data consistency in case of concurrent accesses.

The transmission of message objects is under the control of the software that is managing the CAN hardware. These can be message objects used for one-time data transfers, or permanent message objects used to respond in a more periodic manner. Permanent message objects have all arbitration and control set up, and only the data bytes are updated. At the start of transmission, the appropriate TXRQST bit in the CAN Transmission Request n (CANTXRQn) register and the NEWDAT bit in the CAN New Data n (CANNWDAn) register are set. If several transmit messages are assigned to the same message object (when the number of message objects is not sufficient), the whole message object has to be configured before the transmission of this message is requested.

The transmission of any number of message objects may be requested at the same time; they are transmitted according to their internal priority, which is based on the message identifier (MNUM) for the message object, with 1 being the highest priority and 32 being the lowest priority. Messages may be updated or set to not valid any time, even when their requested transmission is still pending. The old data is discarded when a message is updated before its pending transmission has started. Depending on the configuration of the message object, the transmission of a message may be requested autonomously by the reception of a remote frame with a matching identifier.

Transmission can be automatically started by the reception of a matching remote frame. To enable this mode, set the RMTEN bit in the **CAN IFn Message Control (CANIFnMCTL)** register. A matching received remote frame causes the TXRQST bit to be set and the message object automatically

transfers its data or generates an interrupt indicating a remote frame was requested. This can be strictly a single message identifier, or it can be a range of values specified in the message object. The CAN mask registers, **CANIFnMSKn**, configure which groups of frames are identified as remote frame requests. The UMASK bit in the **CANIFnMCTL** register enables the MSK bits in the **CANIFnMSKn** register to filter which frames are identified as a remote frame request. The MXTD bit in the **CANIFnMSK2** register should be set if a remote frame request is expected to be triggered by 29-bit extended identifiers.

15.2.3 Transmitting Message Objects

If the internal transmit shift register of the CAN module is ready for loading, and if there is no data transfer occurring between the CAN Interface Registers and message RAM, the valid message object with the highest priority that has a pending transmission request is loaded into the transmit shift register by the message handler and the transmission is started. The message object's NEWDAT bit in the **CANNWDAn** register is cleared. After a successful transmission, and if no new data was written to the message object since the start of the transmission, the TXRQST bit in the **CANTXRQn** register is cleared. If the CAN controller is set up to interrupt upon a successful transmission of a message object, (the TXIE bit in the **CAN IFn Message Control (CANIFnMCTL)** register is set), the INTPND bit in the **CANIFnMCTL** register is set after a successful transmission. If the CAN module has lost the arbitration or if an error occurred during the transmission, the message is re-transmitted as soon as the CAN bus is free again. If, meanwhile, the transmission of a message with higher priority has been requested, the messages are transmitted in the order of their priority.

15.2.4 Configuring a Transmit Message Object

The following steps illustrate how to configure a transmit message object.

- 1. In the CAN IFn Command Mask (CANIFnCMASK) register:
 - Set the WRNRD bit to specify a write to the **CANIFnCMASK** register; specify whether to transfer the IDMASK, DIR, and MXTD of the message object into the **CAN IFn** registers using the MASK bit
 - Specify whether to transfer the ID, DIR, XTD, and MSGVAL of the message object into the interface registers using the ARB bit
 - Specify whether to transfer the control bits into the interface registers using the CONTROL bit
 - Specify whether to clear the INTPND bit in the CANIFnMCTL register using the CLRINTPND bit
 - Specify whether to clear the NEWDAT bit in the CANNWDAn register using the NEWDAT bit
 - Specify which bits to transfer using the DATAA and DATAB bits
- 2. In the CANIFnMSK1 register, use the MSK[15:0] bits to specify which of the bits in the 29-bit or 11-bit message identifier are used for acceptance filtering. Note that MSK[15:0] in this register are used for bits [15:0] of the 29-bit message identifier and are not used for an 11-bit identifier. A value of 0x00 enables all messages to pass through the acceptance filtering. Also note that in order for these bits to be used for acceptance filtering, they must be enabled by setting the UMASK bit in the CANIFnMCTL register.

- 3. In the CANIFnMSK2 register, use the MSK[12:0] bits to specify which of the bits in the 29-bit or 11-bit message identifier are used for acceptance filtering. Note that MSK[12:0] are used for bits [28:16] of the 29-bit message identifier; whereas MSK[12:2] are used for bits [10:0] of the 11-bit message identifier. Use the MXTD and MDIR bits to specify whether to use XTD and DIR for acceptance filtering. A value of 0x00 enables all messages to pass through the acceptance filtering. Also note that in order for these bits to be used for acceptance filtering, they must be enabled by setting the UMASK bit in the CANIFnMCTL register.
- 4. For a 29-bit identifier, configure ID[15:0] in the CANIFnARB1 register to are used for bits [15:0] of the message identifier and ID[12:0] in the CANIFnARB2 register to are used for bits [28:16] of the message identifier. Set the XTD bit to indicate an extended identifier; set the DIR bit to indicate transmit; and set the MSGVAL bit to indicate that the message object is valid.
- 5. For an 11-bit identifier, disregard the CANIFnARB1 register and configure ID[12:2] in the CANIFnARB2 register to are used for bits [10:0] of the message identifier. Clear the XTD bit to indicate a standard identifier; set the DIR bit to indicate transmit; and set the MSGVAL bit to indicate that the message object is valid.
- **6.** In the **CANIFnMCTL** register:
 - Optionally set the UMASK bit to enable the mask (MSK, MXTD, and MDIR specified in the CANIFnMSK1 and CANIFnMSK2 registers) for acceptance filtering
 - Optionally set the TXIE bit to enable the INTPND bit to be set after a successful transmission
 - Optionally set the RMTEN bit to enable the TXRQST bit to be set upon the reception of a matching remote frame allowing automatic transmission
 - Set the EOB bit for a single message object;
 - Set the DLC[3:0] field to specify the size of the data frame. Take care during this configuration not to set the NEWDAT, MSGLST, INTPND or TXRQST bits.
- 7. Load the data to be transmitted into the CAN IFn Data (CANIFnDA1, CANIFnDA2, CANIFnDB1, CANIFnDB2) or (CANIFnDATAA and CANIFnDATAB) registers. Byte 0 of the CAN data frame is stored in DATA[7:0] in the CANIFnDA1 register.
- 8. Program the number of the message object to be transmitted in the MNUM field in the CAN IFn Command Request (CANIFnCRQ) register.
- **9.** When everything is properly configured, set the TXRQST bit in the **CANIFNMCTL** register. Once this bit is set, the message object is available to be transmitted, depending on priority and bus availability. Note that setting the RMTEN bit in the **CANIFNMCTL** register can also start message transmission if a matching remote frame has been received.

15.2.5 Updating a Transmit Message Object

The CPU may update the data bytes of a Transmit Message Object any time via the CAN Interface Registers and neither the MSGVAL bit in the CANIFnARB2 register nor the TXRQST bits in the CANIFnMCTL register have to be cleared before the update.

Even if only some of the data bytes are to be updated, all four bytes of the corresponding **CANIFnDAn/CANIFnDBn** register have to be valid before the content of that register is transferred to the message object. Either the CPU must write all four bytes into the **CANIFnDAn/CANIFnDBn**

register or the message object is transferred to the **CANIFnDAn/CANIFnDBn** register before the CPU writes the new data bytes.

In order to only update the data in a message object, the WRNRD, DATAA and DATAB bits in the **CANIFnMSKn** register are set, followed by writing the updated data into **CANIFnDA1**, **CANIFnDA2**, **CANIFnDB1**, and **CANIFnDB2** registers, and then the number of the message object is written to the MNUM field in the **CAN IFn Command Request (CANIFnCRQ)** register. To begin transmission of the new data as soon as possible, set the TXROST bit in the **CANIFnMSKn** register.

To prevent the clearing of the TXRQST bit in the **CANIFnMCTL** register at the end of a transmission that may already be in progress while the data is updated, the NEWDAT and TXRQST bits have to be set at the same time in the **CANIFnMCTL** register. When these bits are set at the same time, NEWDAT is cleared as soon as the new transmission has started.

15.2.6 Accepting Received Message Objects

When the arbitration and control field (the ID and XTD bits in the **CANIFnARB2** and the RMTEN and DLC[3:0] bits of the **CANIFnMCTL** register) of an incoming message is completely shifted into the CAN controller, the message handling capability of the controller starts scanning the message RAM for a matching valid message object. To scan the message RAM for a matching message object, the controller uses the acceptance filtering programmed through the mask bits in the **CANIFnMSKn** register and enabled using the UMASK bit in the **CANIFnMCTL** register. Each valid message object, starting with object 1, is compared with the incoming message to locate a matching message object in the message RAM. If a match occurs, the scanning is stopped and the message handler proceeds depending on whether it is a data frame or remote frame that was received.

15.2.7 Receiving a Data Frame

The message handler stores the message from the CAN controller receive shift register into the matching message object in the message RAM. The data bytes, all arbitration bits, and the DLC bits are all stored into the corresponding message object. In this manner, the data bytes are connected with the identifier even if arbitration masks are used. The NEWDAT bit of the CANIFnMCTL register is set to indicate that new data has been received. The CPU should clear this bit when it reads the message object to indicate to the controller that the message has been received, and the buffer is free to receive more messages. If the CAN controller receives a message and the NEWDAT bit is already set, the MSGLST bit in the CANIFnMCTL register is set to indicate that the previous data was lost. If the system requires an interrupt upon successful reception of a frame, the RXIE bit of the CANIFnMCTL register should be set. In this case, the INTPND bit of the same register is set, causing the CANINT register to point to the message object that just received a message. The TXRQST bit of this message object should be cleared to prevent the transmission of a remote frame.

15.2.8 Receiving a Remote Frame

A remote frame contains no data, but instead specifies which object should be transmitted. When a remote frame is received, three different configurations of the matching message object have to be considered:

| Configuration in CANIFnMCTL | Description |
|-----------------------------|---|
| CANIFnARB2 register | At the reception of a matching remote frame, the TXRQST bit of this message object is set. The rest of the message object remains unchanged, and the controller automatically transfers the data in |
| 4 / 1 / 1 1 / 6 / 1 | the message object as soon as possible. |
| ■ UMASK = 1 or 0 | |

| Configuration in CANIFnMCTL | Description |
|--|--|
| ■ DIR = 1 (direction = transmit); programmed in the CANIFnARB2 register ■ RMTEN = 0 (do not change the TXRQST bit of the CANIFnMCTL register at reception of the frame) ■ UMASK = 0 (ignore mask in the CANIFnMSKn register) | At the reception of a matching remote frame, the TXRQST bit of this message object remains unchanged, and the remote frame is ignored. This remote frame is disabled, the data is not transferred and there is no indication that the remote frame ever happened. |
| ■ DIR = 1 (direction = transmit); programmed in the CANIFnARB2 register ■ RMTEN = 0 (do not change the TXRQST bit of the CANIFnMCTL register at reception of the frame) ■ UMASK = 1 (use mask (MSK, MXTD, and MDIR in the CANIFnMSKn register) for acceptance filtering) | At the reception of a matching remote frame, the TXRQST bit of this message object is cleared. The arbitration and control field (ID + XTD + RMTEN + DLC) from the shift register is stored into the message object in the message RAM and the NEWDAT bit of this message object is set. The data field of the message object remains unchanged; the remote frame is treated similar to a received data frame. This is useful for a remote data request from another CAN device for which the Stellaris® controller does not have readily available data. The software must fill the data and answer the frame manually. |

15.2.9 Receive/Transmit Priority

The receive/transmit priority for the message objects is controlled by the message number. Message object 1 has the highest priority, while message object 32 has the lowest priority. If more than one transmission request is pending, the message objects are transmitted in order based on the message object with the lowest message number. This should not be confused with the message identifier as that priority is enforced by the CAN bus. This means that if message object 1 and message object 2 both have valid messages that need to be transmitted, message object 1 will always be transmitted first regardless of the message identifier in the message object itself.

15.2.10 Configuring a Receive Message Object

The following steps illustrate how to configure a receive message object.

- 1. Program the CAN IFn Command Mask (CANIFnCMASK) register as described in the "Configuring a Transmit Message Object" on page 408 section, except that the WRNRD bit is set to specify a write to the message RAM.
- 2. Program the CANIFnMSK1 and CANIFnMSK2 registers as described in the "Configuring a Transmit Message Object" on page 408 section to configure which bits are used for acceptance filtering. Note that in order for these bits to be used for acceptance filtering, they must be enabled by setting the UMASK bit in the CANIFnMCTL register.
- 3. In the CANIFnMSK2 register, use the MSK[12:0] bits to specify which of the bits in the 29-bit or 11-bit message identifier are used for acceptance filtering. Note that MSK[12:0] are used for bits [28:16] of the 29-bit message identifier; whereas MSK[12:2] are used for bits [10:0] of the 11-bit message identifier. Use the MXTD and MDIR bits to specify whether to use XTD and DIR for acceptance filtering. A value of 0x00 enables all messages to pass through the acceptance filtering. Also note that in order for these bits to be used for acceptance filtering, they must be enabled by setting the UMASK bit in the CANIFnMCTL register.
- 4. Program the CANIFnARB1 and CANIFnARB2 registers as described in the "Configuring a Transmit Message Object" on page 408 section to program XTD and ID bits for the message identifier to be received; set the MSGVAL bit to indicate a valid message; and clear the DIR bit to specify receive.

- 5. In the CANIFnMCTL register:
 - Optionally set the UMASK bit to enable the mask (MSK, MXTD, and MDIR specified in the CANIFnMSK1 and CANIFnMSK2 registers) for acceptance filtering
 - Optionally set the RXIE bit to enable the INTPND bit to be set after a successful reception
 - Clear the RMTEN bit to leave the TXRQST bit unchanged
 - Set the EOB bit for a single message object
 - Set the DLC[3:0] field to specify the size of the data frame

Take care during this configuration not to set the NEWDAT, MSGLST, INTPND or TXRQST bits.

6. Program the number of the message object to be received in the MNUM field in the **CAN IFn Command Request (CANIFnCRQ)** register. Reception of the message object begins as soon as a matching frame is available on the CAN bus.

When the message handler stores a data frame in the message object, it stores the received Data Length Code and eight data bytes in the **CANIFnDA1**, **CANIFnDA2**, **CANIFnDB1**, and **CANIFnDB2** register. Byte 0 of the CAN data frame is stored in DATA[7:0] in the **CANIFnDA1** register. If the Data Length Code is less than 8, the remaining bytes of the message object are overwritten by unspecified values.

The CAN mask registers can be used to allow groups of data frames to be received by a message object. The CAN mask registers, **CANIFNMSKn**, configure which groups of frames are received by a message object. The UMASK bit in the **CANIFNMCTL** register enables the MSK bits in the **CANIFNMSKn** register to filter which frames are received. The MXTD bit in the **CANIFNMSK2** register should be set if only 29-bit extended identifiers are expected by this message object.

15.2.11 Handling of Received Message Objects

The CPU may read a received message any time via the CAN Interface registers because the data consistency is guaranteed by the message handler state machine.

Typically, the CPU first writes 0x007F to the **CANIFnCMSK** register and then writes the number of the message object to the **CANIFnCRQ** register. That combination transfers the whole received message from the message RAM into the Message Buffer registers (**CANIFnMSKn**, **CANIFnARBn**, and **CANIFnMCTL**). Additionally, the NEWDAT and INTPND bits are cleared in the message RAM, acknowledging that the message has been read and clearing the pending interrupt generated by this message object.

If the message object uses masks for acceptance filtering, the **CANIFnARBn** registers show the full, unmasked ID for the received message.

The NEWDAT bit in the **CANIFnMCTL** register shows whether a new message has been received since the last time this message object was read. The MSGLST bit in the **CANIFnMCTL** register shows whether more than one message has been received since the last time this message object was read. MSGLST is not automatically cleared, and should be cleared by software after reading its status.

Using a remote frame, the CPU may request new data from another CAN node on the CAN bus. Setting the TXRQST bit of a receive object causes the transmission of a remote frame with the receive object's identifier. This remote frame triggers the other CAN node to start the transmission of the matching data frame. If the matching data frame is received before the remote frame could be

transmitted, the TXRQST bit is automatically reset. This prevents the possible loss of data when the other device on the CAN bus has already transmitted the data slightly earlier than expected.

15.2.11.1 Configuration of a FIFO Buffer

With the exception of the EOB bit in the **CANIFnMCTL** register, the configuration of receive message objects belonging to a FIFO buffer is the same as the configuration of a single receive message object (see "Configuring a Receive Message Object" on page 411). To concatenate two or more message objects into a FIFO buffer, the identifiers and masks (if used) of these message objects have to be programmed to matching values. Due to the implicit priority of the message objects, the message object with the lowest message object number is the first message object in a FIFO buffer. The EOB bit of all message objects of a FIFO buffer except the last one must be cleared. The EOB bit of the last message object of a FIFO buffer is set, indicating it is the last entry in the buffer.

15.2.11.2 Reception of Messages with FIFO Buffers

Received messages with identifiers matching to a FIFO buffer are stored starting with the message object with the lowest message number. When a message is stored into a message object of a FIFO buffer, the NEWDAT of the **CANIFNMCTL** register bit of this message object is set. By setting NEWDAT while EOB is clear, the message object is locked and cannot be written to by the message handler until the CPU has cleared the NEWDAT bit. Messages are stored into a FIFO buffer until the last message object of this FIFO buffer is reached. If none of the preceding message objects has been released by clearing the NEWDAT bit, all further messages for this FIFO buffer will be written into the last message object of the FIFO buffer and therefore overwrite previous messages.

15.2.11.3 Reading from a FIFO Buffer

When the CPU transfers the contents of a message object from a FIFO buffer by writing its number to the **CANIFnCRQ**, the TXRQST and CLRINTPND bits in the **CANIFnCMSK** register should be set such that the NEWDAT and INTPEND bits in the **CANIFnMCTL** register are cleared after the read. The values of these bits in the **CANIFnMCTL** register always reflect the status of the message object before the bits are cleared. To assure the correct function of a FIFO buffer, the CPU should read out the message objects starting with the message object with the lowest message number. When reading from the FIFO buffer, the user should be aware that a new received message could be placed in the location of any message object for which the NEWDAT bit of the **CANIFnMCTL** register. As a result, the order of the received messages in the FIFO is not guaranteed. Figure 15-3 on page 414 shows how a set of message objects which are concatenated to a FIFO Buffer can be handled by the CPU.




Figure 15-3. Message Objects in a FIFO Buffer

15.2.12 Handling of Interrupts

If several interrupts are pending, the **CAN Interrupt (CANINT)** register points to the pending interrupt with the highest priority, disregarding their chronological order. The status interrupt has the highest priority. Among the message interrupts, the message object's interrupt with the lowest message number has the highest priority. A message interrupt is cleared by clearing the message object's INTPND bit in the **CANIFNMCTL** register or by reading the **CAN Status (CANSTS)** register. The status Interrupt is cleared by reading the **CANSTS** register.

The interrupt identifier INTID in the **CANINT** register indicates the cause of the interrupt. When no interrupt is pending, the register reads as 0x0000. If the value of the INTID field is different from 0, then there is an interrupt pending. If the IE bit is set in the **CANCTL** register, the interrupt line to the CPU is active. The interrupt line remains active until the INTID field is 0, meaning that all interrupt sources have been cleared (the cause of the interrupt is reset), or until IE is cleared, which disables interrupts from the CAN controller.

The INTID field of the **CANINT** register points to the pending message interrupt with the highest interrupt priority. The SIE bit in the **CANCTL** register controls whether a change of the RXOK, TXOK, and LEC bits in the **CANSTS** can cause an interrupt. The EIE bit in the **CANCTL**register controls whether a change of the BOFF and EWARN bits in the **CANSTS** can cause an interrupt. The IE bit in the **CANCTL** controls whether any interrupt from the CAN controller actually generates an interrupt to the microcontroller's interrupt controller. The **CANINT** register is updated even when the IE bit in the **CANCTL** register is clear, but the interrupt will not be indicated to the CPU.

A value of 0x8000 in the **CANINT** register indicates that an interrupt is pending because the CAN module has updated, but not necessarily changed, the **CANSTS**, indicating that either an error or status interrupt has been generated. A write access to the **CANSTS** register can clear the RXOK, TXOK, and LEC bits in that same register; however, the only way to clear the source of a status interrupt is to read the **CANSTS** register.

There are two ways to determine the source of an interrupt during interrupt handling. The first is to read the INTID bit in the **CANINT** register to determine the highest priority interrupt that is pending, and the second is to read the **CAN Message Interrupt Pending (CANMSGnINT)** register to see all of the message objects that have pending interrupts.

An interrupt service routine reading the message that is the source of the interrupt may read the message and clear the message object's INTPND bit at the same time by setting the CLRINTPND bit in the **CANIFICMSK** register. Once the INTPND bit has been cleared, the **CANINT** register contains the message number for the next message object with a pending interrupt.

15.2.13 Test Mode

A Test Mode is provided, which allows various diagnostics to be performed. Test Mode is entered by setting the TEST bit CANCTL register. Once in Test Mode, the TX[1:0], LBACK, SILENT and BASIC bits in the CAN Test (CANTST) register can be used to put the CAN controller into the various diagnostic modes. The RX bit in the CANTST register allows monitoring of the CANNRX signal. All CANTST register functions are disabled when the TEST bit is cleared.

15.2.13.1 Silent Mode

Silent Mode can be used to analyze the traffic on a CAN bus without affecting it by the transmission of dominant bits (Acknowledge Bits, Error Frames). The CAN Controller is put in Silent Mode setting the SILENT bit in the **CANTST** register. In Silent Mode, the CAN controller is able to receive valid data frames and valid remote frames, but it sends only recessive bits on the CAN bus and it cannot start a transmission. If the CAN Controller is required to send a dominant bit (ACK bit, overload flag,

or active error flag), the bit is rerouted internally so that the CAN Controller monitors this dominant bit, although the CAN bus remains in recessive state.

15.2.13.2 Loopback Mode

Loopback mode is useful for self-test functions. In Loopback Mode, the CAN Controller internally routes the CANnTX signal on to the CANnRX signal and treats its own transmitted messages as received messages and stores them (if they pass acceptance filtering) into the message buffer. The CAN Controller is put in Loopback Mode by setting the LBACK bit in the **CANTST** register. To be independent from external stimulation, the CAN Controller ignores acknowledge errors (a recessive bit sampled in the acknowledge slot of a data/remote frame) in Loopback Mode. The actual value of the CANNRX signal is disregarded by the CAN Controller. The transmitted messages can be monitored on the CANnTX signal.

15.2.13.3 Loopback Combined with Silent Mode

Loopback Mode and Silent Mode can be combined to allow the CAN Controller to be tested without affecting a running CAN system connected to the CANnTX and CANnRX signals. In this mode, the CANnRX signal is disconnected from the CAN Controller and the CANnTX signal is held recessive. This mode is enabled by setting both the LBACK and SILENT bits in the **CANTST** register.

15.2.13.4 Basic Mode

Basic Mode allows the CAN Controller to be operated without the Message RAM. In Basic Mode, The CANIF1 registers are used as the transmit buffer. The transmission of the contents of the IF1 registers is requested by setting the BUSY bit of the **CANIF1CRQ** register. The CANIF1 registers are locked while the BUSY bit is set. The BUSY bit indicates that a transmission is pending. As soon the CAN bus is idle, the CANIF1 registers are loaded into the shift register of the CAN Controller and transmission is started. When the transmission has completed, the BUSY bit is cleared and the locked CANIF1 registers are released. A pending transmission can be aborted at any time by clearing the BUSY bit in the **CANIF1CRQ** register while the CANIF1 registers are locked. If the CPU has cleared the BUSY bit, a possible retransmission in case of lost arbitration or an error is disabled.

The CANIF2 Registers are used as a receive buffer. After the reception of a message, the contents of the shift register is stored into the CANIF2 registers, without any acceptance filtering. Additionally, the actual contents of the shift register can be monitored during the message transfer. Each time a read message object is initiated by setting the BUSY bit of the CANIF2CRQ register, the contents of the shift register are stored into the CANIF2 registers.

In Basic Mode, all message-object-related control and status bits and of the control bits of the **CANIFnCMSK** registers are not evaluated. The message number of the **CANIFnCRQ** registers is also not evaluated. In the **CANIF2MCTL** register, the NEWDAT and MSGLST bits retain their function, the DLC[3:0] field shows the received DLC, the other control bits are cleared.

Basic Mode is enabled by setting the BASIC bit in the CANTST register.

15.2.13.5 Transmit Control

Software can directly override control of the CANnTX signal in four different ways.

- CANnTX is controlled by the CAN Controller
- The sample point is driven on the CANnTX signal to monitor the bit timing
- CANnTX drives a low value

■ CANnTX drives a high value

The last two functions, combined with the readable CAN receive pin CANnRX, can be used to check the physical layer of the CAN bus.

The Transmit Control function is enabled by programming the $\mathtt{TX[1:0]}$ field in the **CANTST** register. The three test functions for the CANnTX signal interfere with all CAN protocol functions. $\mathtt{TX[1:0]}$ must be cleared when CAN message transfer or Loopback Mode, Silent Mode, or Basic Mode are selected.

15.2.14 Bit Timing Configuration Error Considerations

Even if minor errors in the configuration of the CAN bit timing do not result in immediate failure, the performance of a CAN network can be reduced significantly. In many cases, the CAN bit synchronization amends a faulty configuration of the CAN bit timing to such a degree that only occasionally an error frame is generated. In the case of arbitration, however, when two or more CAN nodes simultaneously try to transmit a frame, a misplaced sample point may cause one of the transmitters to become error passive. The analysis of such sporadic errors requires a detailed knowledge of the CAN bit synchronization inside a CAN node and of the CAN nodes' interaction on the CAN bus.

15.2.15 Bit Time and Bit Rate

The CAN system supports bit rates in the range of lower than 1 Kbps up to 1000 Kbps. Each member of the CAN network has its own clock generator. The timing parameter of the bit time can be configured individually for each CAN node, creating a common bit rate even though the CAN nodes' oscillator periods may be different.

Because of small variations in frequency caused by changes in temperature or voltage and by deteriorating components, these oscillators are not absolutely stable. As long as the variations remain inside a specific oscillator's tolerance range, the CAN nodes are able to compensate for the different bit rates by periodically resynchronizing to the bit stream.

According to the CAN specification, the bit time is divided into four segments (see Figure 15-4 on page 418): the Synchronization Segment, the Propagation Time Segment, the Phase Buffer Segment 1, and the Phase Buffer Segment 2. Each segment consists of a specific, programmable number of time quanta (see Table 15-1 on page 418). The length of the time quantum (t_q), which is the basic time unit of the bit time, is defined by the CAN controller's system clock (fsys) and the Baud Rate Prescaler (grap):

 $t_a = BRP / fsys$

The CAN module's system clock fsys is the frequency of its CAN module clock input.

The Synchronization Segment Sync is that part of the bit time where edges of the CAN bus level are expected to occur; the distance between an edge that occurs outside of Sync and the Sync is called the phase error of that edge.

The Propagation Time Segment Prop is intended to compensate for the physical delay times within the CAN network.

The Phase Buffer Segments Phase1 and Phase2 surround the Sample Point.

The (Re-)Synchronization Jump Width (SJW) defines how far a resynchronization may move the Sample Point inside the limits defined by the Phase Buffer Segments to compensate for edge phase errors.

A given bit rate may be met by different bit-time configurations, but for the proper function of the CAN network, the physical delay times and the oscillator's tolerance range have to be considered.

Figure 15-4. CAN Bit Time




Table 15-1. CAN Protocol Ranges^a

| Parameter | Range | Remark |
|-----------|----------------------|---|
| BRP | [1 64] | Defines the length of the time quantum $\rm t_q$. The CANBRPE register can be used to extend the range to 1024. |
| Sync | 1 t _q | Fixed length, synchronization of bus input to system clock |
| Prop | [1 8] t _q | Compensates for the physical delay times |
| Phase1 | [1 8] t _q | May be lengthened temporarily by synchronization |
| Phase2 | [1 8] t _q | May be shortened temporarily by synchronization |
| SJW | [1 4] t _q | May not be longer than either Phase Buffer Segment |

a. This table describes the minimum programmable ranges required by the CAN protocol.

The bit timing configuration is programmed in two register bytes in the **CANBIT** register. In the **CANBIT** register, the four components TSEG2, TSEG1, SJW, and BRP have to be programmed to a numerical value that is one less than its functional value; so instead of values in the range of [1..n], values in the range of [0..n-1] are programmed. That way, for example, SJW (functional range of [1..4]) is represented by only two bits in the SJW bit field. Table 15-2 shows the relationship between the **CANBIT** register values and the parameters.

Table 15-2. CANBIT Register Values

| CANBIT Register Field | Setting |
|-----------------------|-------------------|
| TSEG2 | Phase2 - 1 |
| TSEG1 | Prop + Phase1 - 1 |
| SJW | SJW - 1 |
| BRP | BRP |

Therefore, the length of the bit time is (programmed values):

[TSEG1 + TSEG2 + 3]
$$\times$$
 t_q or (functional values):

[Sync + Prop + Phase1 + Phase2] × t_q

The data in the **CANBIT** register is the configuration input of the CAN protocol controller. The baud rate prescaler (configured by the BRP field) defines the length of the time quantum, the basic time unit of the bit time; the bit timing logic (configured by TSEG1, TSEG2, and SJW) defines the number of time quanta in the bit time.

The processing of the bit time, the calculation of the position of the sample point, and occasional synchronizations are controlled by the CAN controller and are evaluated once per time quantum.

The CAN controller translates messages to and from frames. In addition, the controller generates and discards the enclosing fixed format bits, inserts and extracts stuff bits, calculates and checks the CRC code, performs the error management, and decides which type of synchronization is to be used. The bit value is received or transmitted at the sample point. The information processing time (IPT) is the time after the sample point needed to calculate the next bit to be transmitted on the CAN bus. The IPT includes any of the following: retrieving the next data bit, handling a CRC bit, determining if bit stuffing is required, generating an error flag or simply going idle.

The IPT is application-specific but may not be longer than 2 t_q ; the CAN's IPT is 0 t_q . Its length is the lower limit of the programmed length of Phase2. In case of synchronization, Phase2 may be shortened to a value less than IPT, which does not affect bus timing.

15.2.16 Calculating the Bit Timing Parameters

Usually, the calculation of the bit timing configuration starts with a required bit rate or bit time. The resulting bit time (1/bit rate) must be an integer multiple of the system clock period.

The bit time may consist of 4 to 25 time quanta. Several combinations may lead to the required bit time, allowing iterations of the following steps.

The first part of the bit time to be defined is Prop. Its length depends on the delay times measured in the system. A maximum bus length as well as a maximum node delay has to be defined for expandable CAN bus systems. The resulting time for Prop is converted into time quanta (rounded up to the nearest integer multiple of $t_{\rm g}$).

Sync is 1 t_q long (fixed), which leaves (bit time - Prop - 1) t_q for the two Phase Buffer Segments. If the number of remaining t_q is even, the Phase Buffer Segments have the same length, that is, Phase2 = Phase1, else Phase2 = Phase1 + 1.

The minimum nominal length of Phase2 has to be regarded as well. Phase2 may not be shorter than the CAN controller's Information Processing Time, which is, depending on the actual implementation, in the range of [0..2] t_n.

The length of the synchronization jump width is set to the least of 4, Phase1 or Phase2.

The oscillator tolerance range necessary for the resulting configuration is calculated by the formula given below:

$$(1 - df) \times fnom \leq fosc \leq (1 + df) \times fnom$$

where:

- df = Maximum tolerance of oscillator frequency
- fosc = Actual oscillator frequency

■ fnom = Nominal oscillator frequency

Maximum frequency tolerance must take into account the following formulas:

$$df \le \frac{(Phase_seg1, Phase_seg2) \min}{2 \times (13 \times tbit - Phase_Seg2)}$$

$$df \max = 2 \times df \times fnom$$

where:

- Phase1 and Phase2 are from Table 15-1 on page 418
- tbit = Bit Time
- dfmax = Maximum difference between two oscillators

If more than one configuration is possible, that configuration allowing the highest oscillator tolerance range should be chosen.

CAN nodes with different system clocks require different configurations to come to the same bit rate. The calculation of the propagation time in the CAN network, based on the nodes with the longest delay times, is done once for the whole network.

The CAN system's oscillator tolerance range is limited by the node with the lowest tolerance range.

The calculation may show that bus length or bit rate have to be decreased or that the oscillator frequencies' stability has to be increased in order to find a protocol-compliant configuration of the CAN bit timing.

15.2.16.1 Example for Bit Timing at High Baud Rate

In this example, the frequency of CAN clock is 25 MHz, and the bit rate is 1 Mbps.

```
t_q 200 ns = (Baud rate Prescaler)/CAN Clock
tSync = 1 \times t_q = 200 \text{ ns}
                                      \\fixed at 1 time quanta
delay of bus driver 50 ns
delay of receiver circuit 30 ns
delay of bus line (40m) 220 ns
tProp 400 ns = 2 \times t_{g}
                                      \ \\400 is next integer multiple of t_{a}
bit time = tSync + tTSeg1 + tTSeg2
bit time = tSync + tProp + tPhase 1 + tPhase2
tPhase 1 + tPhase2 = bit time - tSync - tProp
tPhase 1 + tPhase2 = 1000 ns - 200 ns - 400 ns
tPhase 1 + tPhase2 = 400 ns
tPhase1 = 200 ns
tPhase2 = 200 ns
                                        \tPhase1 = tPhase2
tTSeq1 = tProp + tPhase1
```

```
\label{eq:ttseg1} \begin{array}{l} \text{tTSeg1} = 400 \text{ ns} + 200 \text{ ns} \\ \text{tTSeg1} = 600 \text{ ns} = 3 \times t_q \\ \text{tTSeg2} = \text{tPhase2} \\ \text{tTSeg2} = (\text{Information Processing Time} + 1) \times t_q \\ \text{tTSeg2} = 200 \text{ ns} = 1 \times t_q & \\ \text{\Assumes IPT=0} \\ \text{tSJW} = 1 \times t_q = 200 \text{ ns} & \\ \text{\Least of 4, Phase1 and Phase2} = 1 \\ \end{array}
```

In the above example, the bit field values for the **CANBIT** register are:

| TSEG2 | = TSeg2 -1 |
|-------|---------------------------|
| | = 1-1 |
| | = 0 |
| TSEG1 | = TSeg1 -1 |
| | = 3-1 |
| | = 2 |
| SJW | = SJW -1 |
| | = 1-1 |
| | = 0 |
| BRP | = Baud rate prescaler - 1 |
| | = 5-1 |
| | =4 |

Thie final value programmed into the **CANBIT** register = 0x0204.

15.3 Register Map

Table 15-3 on page 421 lists the registers. All addresses given are relative to the CAN base address of:

■ CAN0: 0x4004.0000

Table 15-3. CAN Register Map

| Offset | Name | Type | Reset | Description | See page |
|--------|------------|------|-------------|-----------------------------------|-------------|
| 0x000 | CANCTL | R/W | 0x0000.0001 | CAN Control | 423 |
| 0x004 | CANSTS | R/W | 0x0000.0000 | CAN Status | 425 |
| 0x008 | CANERR | RO | 0x0000.0000 | CAN Error Counter | 428 |
| 0x00C | CANBIT | R/W | 0x0000.2301 | CAN Bit Timing | 429 |
| 0x010 | CANINT | RO | 0x0000.0000 | CAN Interrupt | 431 |
| 0x014 | CANTST | R/W | 0x0000.0000 | CAN Test | 432 |
| 0x018 | CANBRPE | R/W | 0x0000.0000 | CAN Baud Rate Prescaler Extension | 434 |
| 0x020 | CANIF1CRQ | R/W | 0x0000.0001 | CAN IF1 Command Request | 435 |
| 0x024 | CANIF1CMSK | R/W | 0x0000.0000 | CAN IF1 Command Mask | 436 |
| 0x028 | CANIF1MSK1 | R/W | 0x0000.FFFF | CAN IF1 Mask 1 | 438 |

Table 15-3. CAN Register Map (continued)

| Offset | Name | Type | Reset | Description | See page |
|--------|------------|------|-------------|---------------------------------|-------------|
| 0x02C | CANIF1MSK2 | R/W | 0x0000.FFFF | CAN IF1 Mask 2 | 439 |
| 0x030 | CANIF1ARB1 | R/W | 0x0000.0000 | CAN IF1 Arbitration 1 | 440 |
| 0x034 | CANIF1ARB2 | R/W | 0x0000.0000 | CAN IF1 Arbitration 2 | 441 |
| 0x038 | CANIF1MCTL | R/W | 0x0000.0000 | CAN IF1 Message Control | 443 |
| 0x03C | CANIF1DA1 | R/W | 0x0000.0000 | CAN IF1 Data A1 | 445 |
| 0x040 | CANIF1DA2 | R/W | 0x0000.0000 | CAN IF1 Data A2 | 445 |
| 0x044 | CANIF1DB1 | R/W | 0x0000.0000 | CAN IF1 Data B1 | 445 |
| 0x048 | CANIF1DB2 | R/W | 0x0000.0000 | CAN IF1 Data B2 | 445 |
| 0x080 | CANIF2CRQ | R/W | 0x0000.0001 | CAN IF2 Command Request | 435 |
| 0x084 | CANIF2CMSK | R/W | 0x0000.0000 | CAN IF2 Command Mask | 436 |
| 0x088 | CANIF2MSK1 | R/W | 0x0000.FFFF | CAN IF2 Mask 1 | 438 |
| 0x08C | CANIF2MSK2 | R/W | 0x0000.FFFF | CAN IF2 Mask 2 | 439 |
| 0x090 | CANIF2ARB1 | R/W | 0x0000.0000 | CAN IF2 Arbitration 1 | 440 |
| 0x094 | CANIF2ARB2 | R/W | 0x0000.0000 | CAN IF2 Arbitration 2 | 441 |
| 0x098 | CANIF2MCTL | R/W | 0x0000.0000 | CAN IF2 Message Control | 443 |
| 0x09C | CANIF2DA1 | R/W | 0x0000.0000 | CAN IF2 Data A1 | 445 |
| 0x0A0 | CANIF2DA2 | R/W | 0x0000.0000 | CAN IF2 Data A2 | 445 |
| 0x0A4 | CANIF2DB1 | R/W | 0x0000.0000 | CAN IF2 Data B1 | 445 |
| 0x0A8 | CANIF2DB2 | R/W | 0x0000.0000 | CAN IF2 Data B2 | 445 |
| 0x100 | CANTXRQ1 | RO | 0x0000.0000 | CAN Transmission Request 1 | 446 |
| 0x104 | CANTXRQ2 | RO | 0x0000.0000 | CAN Transmission Request 2 | 446 |
| 0x120 | CANNWDA1 | RO | 0x0000.0000 | CAN New Data 1 | 447 |
| 0x124 | CANNWDA2 | RO | 0x0000.0000 | CAN New Data 2 | 447 |
| 0x140 | CANMSG1INT | RO | 0x0000.0000 | CAN Message 1 Interrupt Pending | 448 |
| 0x144 | CANMSG2INT | RO | 0x0000.0000 | CAN Message 2 Interrupt Pending | 448 |
| 0x160 | CANMSG1VAL | RO | 0x0000.0000 | CAN Message 1 Valid | 449 |
| 0x164 | CANMSG2VAL | RO | 0x0000.0000 | CAN Message 2 Valid | 449 |

15.4 CAN Register Descriptions

The remainder of this section lists and describes the CAN registers, in numerical order by address offset. There are two sets of Interface Registers that are used to access the Message Objects in the Message RAM: **CANIF1x** and **CANIF2x**. The function of the two sets are identical and are used to queue transactions.

Register 1: CAN Control (CANCTL), offset 0x000

This control register initializes the module and enables test mode and interrupts.

The bus-off recovery sequence (see CAN Specification Rev. 2.0) cannot be shortened by setting or clearing INIT. If the device goes bus-off, it sets INIT, stopping all bus activities. Once INIT has been cleared by the CPU, the device then waits for 129 occurrences of Bus Idle (129 * 11 consecutive High bits) before resuming normal operations. At the end of the bus-off recovery sequence, the Error Management Counters are reset.

During the waiting time after INIT is cleared, each time a sequence of 11 High bits has been monitored, a BITERROR0 code is written to the **CANSTS** register (the LEC field = 0x5), enabling the CPU to readily check whether the CAN bus is stuck Low or continuously disturbed, and to monitor the proceeding of the bus-off recovery sequence.

CAN Control (CANCTL)

CAN0 base: 0x4004.0000

Offset 0x000 Type R/W, reset 0x0000.0001

| | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
|-------|----------|----|----|----|----|------|-----|------|----------|-----|-----|----|------|-----|-----|-----|
| | | | | | | | | rese | rved | | | | | | | |
| Туре | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | reserved | | | | | TEST | CCE | DAR | reserved | EIE | SIE | ΙE | INIT | | | |
| Туре | RO | RO | RO | RO | RO | RO | RO | RO | R/W | R/W | R/W | RO | R/W | R/W | R/W | R/W |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |

| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|-----------|---|
| 31:8 | reserved | RO | 0x0000.00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 7 | TEST | R/W | 0 | Test Mode Enable |
| | | | | 0: Normal operation |
| | | | | 1: Test mode |
| 6 | CCE | R/W | 0 | Configuration Change Enable |
| | | | | 0: Do not allow write access to the CANBIT register. |
| | | | | 1: Allow write access to the CANBIT register if the INIT bit is 1. |
| 5 | DAR | R/W | 0 | Disable Automatic-Retransmission |
| | | | | 0: Auto-retransmission of disturbed messages is enabled. |
| | | | | 1: Auto-retransmission is disabled. |
| 4 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 3 | EIE | R/W | 0 | Error Interrupt Enable |
| | | | | 0: Disabled. No error status interrupt is generated. |
| | | | | 1: Enabled. A change in the BOFF or EWARN bits in the CANSTS register |

generates an interrupt.

| Bit/Field | Name | Туре | Reset | Description |
|-----------|------|------|-------|--|
| 2 | SIE | R/W | 0 | Status Interrupt Enable |
| | | | | 0: Disabled. No status interrupt is generated. |
| | | | | 1: Enabled. An interrupt is generated when a message has successfully been transmitted or received, or a CAN bus error has been detected. A change in the ${\tt TXOK}, {\tt RXOK}$ or ${\tt LEC}$ bits in the <code>CANSTS</code> register generates an interrupt. |
| 1 | ΙE | R/W | 0 | CAN Interrupt Enable |
| | | | | 0: Interrupts disabled. |
| | | | | 1: Interrupts enabled. |
| 0 | INIT | R/W | 1 | Initialization |
| | | | | 0: Normal operation. |
| | | | | 1: Initialization started. |

Register 2: CAN Status (CANSTS), offset 0x004

Important: Use caution when reading this register. Performing a read may change bit status.

The status register contains information for interrupt servicing such as Bus-Off, error count threshold, and error types.

The LEC field holds the code that indicates the type of the last error to occur on the CAN bus. This field is cleared when a message has been transferred (reception or transmission) without error. The unused error code 7 may be written by the CPU to manually set this field to an invalid error so that it can be checked for a change later.

An error interrupt is generated by the BOFF and EWARN bits and a status interrupt is generated by the RXOK, TXOK, and LEC bits, if the corresponding enable bits in the **CAN Control (CANCTL)** register are set. A change of the EPASS bit or a write to the RXOK, TXOK, or LEC bits does not generate an interrupt.

Reading the **CAN Status (CANSTS)** register clears the **CAN Interrupt (CANINT)** register, if it is pending.

CAN Status (CANSTS)

CAN0 base: 0x4004.0000

Offset 0x004 Type R/W, reset 0x0000.0000

| | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
|-------|----|----|----|------|------|----|----|------|-------|-------|-------|------|------|-----|-----|-----|
| | | ' | ' | • | | ' | | rese | erved | ' | | | | • | ' | ' |
| Type | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| _ | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | | 1 | 1 | rese | rved | 1 | | 1 | BOFF | EWARN | EPASS | RXOK | TXOK | | LEC | _ |
| Type | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | R/W | R/W | R/W | R/W | R/W |

| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|-----------|---|
| 31:8 | reserved | RO | 0x0000.00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 7 | BOFF | RO | 0 | Bus-Off Status |
| | | | | 0: CAN controller is not in bus-off state. |
| | | | | 1: CAN controller is in bus-off state. |
| 6 | EWARN | RO | 0 | Warning Status |
| | | | | 0: Both error counters are below the error warning limit of 96. |
| | | | | 1: At least one of the error counters has reached the error warning limit of 96. |
| 5 | EPASS | RO | 0 | Error Passive |
| | | | | 0: The CAN module is in the Error Active state, that is, the receive or |

transmit error count is less than or equal to 127.

transmit error count is greater than 127.

1: The CAN module is in the Error Passive state, that is, the receive or

| Bit/Field | Name | Type | Reset | Description |
|-----------|------|------|-------|---|
| 4 | RXOK | R/W | 0 | Received a Message Successfully |
| | | | | 0: Since this bit was last cleared, no message has been successfully received. |
| | | | | 1: Since this bit was last cleared, a message has been successfully received, independent of the result of the acceptance filtering. |
| | | | | This bit is never cleared by the CAN module. |
| 3 | TXOK | R/W | 0 | Transmitted a Message Successfully |
| | | | | 0: Since this bit was last cleared, no message has been successfully transmitted. |
| | | | | 1: Since this bit was last cleared, a message has been successfully transmitted error-free and acknowledged by at least one other node. |
| | | | | This bit is never cleared by the CAN module. |

| Bit/Field | Name | Type | Reset | Descript | ion |
|-----------|------|------|-------|--------------|---|
| 2:0 | LEC | R/W | 0x0 | Last Erro | or Code |
| | | | | | ne type of the last error to occur on the CAN bus. |
| | | | | Value 0x0 | Definition No Error |
| | | | | 0x1 | Stuff Error |
| | | | | | More than 5 equal bits in a sequence have occurred in a part of a received message where this is not allowed. |
| | | | | 0x2 | Format Error |
| | | | | | A fixed format part of the received frame has the wrong format. |
| | | | | 0x3 | ACK Error |
| | | | | | The message transmitted was not acknowledged by another node. |
| | | | | 0x4 | Bit 1 Error |
| | | | | | When a message is transmitted, the CAN controller monitors the data lines to detect any conflicts. When the arbitration field is transmitted, data conflicts are a part of the arbitration protocol. When other frame fields are transmitted, data conflicts are considered errors. |
| | | | | | A Bit 1 Error indicates that the device wanted to send a High level (logical 1) but the monitored bus value was Low (logical 0). |
| | | | | 0x5 | Bit 0 Error |
| | | | | | A Bit 0 Error indicates that the device wanted to send a Low level (logical 0), but the monitored bus value was High (logical 1). |
| | | | | | During bus-off recovery, this status is set each time a sequence of 11 High bits has been monitored. This enables the CPU to monitor the proceeding of the bus-off recovery sequence without any disturbances to the bus. |
| | | | | 0x6 | CRC Error |
| | | | | | The CRC checksum was incorrect in the received message, indicating that the calculated value received did not match the calculated CRC of the data. |

0x7

No Event

When the ${\tt LEC}$ bit shows this value, no CAN bus event was

detected since the CPU wrote this value to ${\tt LEC.}$


Register 3: CAN Error Counter (CANERR), offset 0x008

This register contains the error counter values, which can be used to analyze the cause of an error.

CAN Error Counter (CANERR)

CAN0 base: 0x4004.0000 Offset 0x008

Type RO, reset 0x0000.0000



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|--------|---|
| 31:16 | reserved | RO | 0x0000 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 15 | RP | RO | 0 | Received Error Passive |
| | | | | 0: The Receive Error counter is below the Error Passive level (127 or less). |
| | | | | 1: The Receive Error counter has reached the Error Passive level (128 or greater). |
| 14:8 | REC | RO | 0x00 | Receive Error Counter |
| | | | | State of the receiver error counter (0 to 127). |
| 7:0 | TEC | RO | 0x00 | Transmit Error Counter |
| | | | | State of the transmit error counter (0 to 255) |

Register 4: CAN Bit Timing (CANBIT), offset 0x00C


This register is used to program the bit width and bit quantum. Values are programmed to the system clock frequency. This register is write-enabled by setting the CCE and INIT bits in the **CANCTL** register. See "Bit Time and Bit Rate" on page 417 for more information.

CAN Bit Timing (CANBIT)

CAN0 base: 0x4004.0000

Offset 0x00C

Type R/W, reset 0x0000.2301



| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|--------|---|
| 31:15 | reserved | RO | 0x0000 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 14:12 | TSEG2 | R/W | 0x2 | Time Segment after Sample Point |
| | | | | 0x00-0x07: The actual interpretation by the hardware of this value is such that one more than the value programmed here is used. |
| | | | | So, for example, a reset value of 0x2 defines that there is 3 (2+1) bit time quanta defined for Phase_Seg2 (see Figure 15-4 on page 418). The bit time quanta is defined by the BRP field. |
| 11:8 | TSEG1 | R/W | 0x3 | Time Segment Before Sample Point |
| | | | | 0x00-0x0F: The actual interpretation by the hardware of this value is such that one more than the value programmed here is used. |
| | | | | So, for example, the reset value of 0x3 defines that there is 4 (3+1) bit time quanta defined for <code>Phase_Seg1</code> (see Figure 15-4 on page 418). The bit time quanta is define by the <code>BRP</code> field. |
| 7:6 | SJW | R/W | 0x0 | (Re)Synchronization Jump Width |
| | | | | 0x00-0x03: The actual interpretation by the hardware of this value is |

0x00-0x03: The actual interpretation by the hardware of this value is such that one more than the value programmed here is used.

During the start of frame (SOF), if the CAN controller detects a phase error (misalignment), it can adjust the length of ${ t TSEG2}$ or ${ t TSEG1}$ by the value in ${ t SJW}$. So the reset value of 0 adjusts the length by 1 bit time quanta.

| Bit/Field | Name | Type | Reset | Description | |
|-----------|------|------|-------|--|--|
| 5:0 | BRP | R/W | 0x1 | Baud Rate Prescaler | |
| | | | | The value by which the oscillator frequency is divided for generating the bit time quanta. The bit time is built up from a multiple of this quantum. | |
| | | | | 0x00-0x03F: The actual interpretation by the hardware of this value is such that one more than the value programmed here is used. | |
| | | | | ${\tt BRP}$ defines the number of CAN clock periods that make up 1 bit time quanta, so the reset value is 2 bit time quanta (1+1). | |
| | | | | The CANBRPE register can be used to further divide the bit time. | |

Register 5: CAN Interrupt (CANINT), offset 0x010


This register indicates the source of the interrupt.

If several interrupts are pending, the CAN Interrupt (CANINT) register points to the pending interrupt with the highest priority, disregarding the order in which the interrupts occurred. An interrupt remains pending until the CPU has cleared it. If the INTID field is not 0x0000 (the default) and the IE bit in the CANCTL register is set, the interrupt is active. The interrupt line remains active until the INTID field is cleared by reading the CANSTS register, or until the IE bit in the CANCTL register is cleared.

Reading the CAN Status (CANSTS) register clears the CAN Interrupt (CANINT) register, if it is pending.

CAN Interrupt (CANINT)

CAN0 base: 0x4004.0000 Offset 0x010 Type RO, reset 0x0000.0000



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|--------|---|
| 31:16 | reserved | RO | 0x0000 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 15:0 | INTID | RO | 0x0000 | Interrupt Identifier |

0x8001-0xFFFF

The number in this field indicates the source of the interrupt.

Definition Value 0x0000 No interrupt pending 0x0001-0x0020 Number of the message object that caused the interrupt 0x0021-0x7FFF Reserved 0x8000 Status Interrupt

Reserved


Register 6: CAN Test (CANTST), offset 0x014

This is the test mode register for self-test and external pin access. It is write-enabled by setting the TEST bit in the CANCTL register. Different test functions may be combined, however, CAN transfers will be affected if the TX bits in this register are not zero.

CAN Test (CANTST)

CAN0 base: 0x4004.0000

Offset 0x014
Type R/W, reset 0x0000.0000



| Bit/Field | Name | Type | Reset | Description | |
|-----------|----------|------|-----------|---|---|
| 31:8 | reserved | RO | 0x0000.00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. | |
| 7 | RX | RO | 0 | Receive Observation | |
| | | | | Displays | the value on the CANnRx pin. |
| 6:5 | TX | R/W | 0x0 | Transmit Control | |
| | | | | Overrides | control of the CANnTx pin. |
| | | | | Value | Description |
| | | | | 0x0 | CAN Module Control |
| | | | | | ${\tt CANnTx}$ is controlled by the CAN module; default operation |
| | | | | 0x1 | Sample Point |
| | | | | | The sample point is driven on the ${\tt CANnTx}$ signal. This mode is useful to monitor bit timing. |
| | | | | 0x2 | Driven Low |
| | | | | | ${\tt CANnTx}$ drives a low value. This mode is useful for checking the physical layer of the CAN bus. |
| | | | | 0x3 | Driven High |
| | | | | | ${\tt CANnTx}$ drives a high value. This mode is useful for checking the physical layer of the CAN bus. |
| 4 | LBACK | R/W | 0 | Loopback | Mode |

0: Disabled.

1: Enabled. In loopback mode, the data from the transmitter is routed into the receiver. Any data on the receive input is ignored.

| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|-------|---|
| 3 | SILENT | R/W | 0 | Silent Mode |
| | | | | Do not transmit data; monitor the bus. Also known as Bus Monitor mode. |
| | | | | 0: Disabled. |
| | | | | 1: Enabled. |
| 2 | BASIC | R/W | 0 | Basic Mode |
| | | | | 0: Disabled. |
| | | | | 1: Use CANIF1 registers as transmit buffer, and use CANIF2 registers as receive buffer. |
| 1:0 | reserved | RO | 0x0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |


Register 7: CAN Baud Rate Prescaler Extension (CANBRPE), offset 0x018

This register is used to further divide the bit time set with the BRP bit in the CANBIT register. It is write-enabled by setting the CCE bit in the **CANCTL** register.

CAN Baud Rate Prescaler Extension (CANBRPE)

CAN0 base: 0x4004.0000

Offset 0x018 Type R/W, reset 0x0000.0000



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|------------|---|
| 31:4 | reserved | RO | 0x0000.000 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 3:0 | BRPE | R/W | 0x0 | Baud Rate Prescaler Extension |

0x00-0x0F: Extend the BRP bit in the CANBIT register to values up to 1023. The actual interpretation by the hardware is one more than the value programmed by BRPE (MSBs) and BRP (LSBs).


Register 8: CAN IF1 Command Request (CANIF1CRQ), offset 0x020 Register 9: CAN IF2 Command Request (CANIF2CRQ), offset 0x080

A message transfer is started as soon as there is a write of the message object number to the MNUM field when the TXRQST bit in the **CANIF1MCTL** register is set. With this write operation, the BUSY bit is automatically set to indicate that a transfer between the CAN Interface Registers and the internal message RAM is in progress. After a wait time of 3 to 6 CAN_CLK periods, the transfer between the interface register and the message RAM completes, which then clears the BUSY bit.

CAN IF1 Command Request (CANIF1CRQ)

CAN0 base: 0x4004.0000 Offset 0x020

Type R/W, reset 0x0000.0001



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|--------|---|
| 31:16 | reserved | RO | 0x0000 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 15 | BUSY | RO | 0 | Busy Flag |
| | | | | 0: Cleared when read/write action has finished. |
| | | | | 1: Set when a write occurs to the message number in this register. |
| 14:6 | reserved | RO | 0x00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 5:0 | MNUM | R/W | 0x01 | Message Number |

Selects one of the 32 message objects in the message RAM for data transfer. The message objects are numbered from 1 to 32.

Value Description 0x00 Reserved

0 is not a valid message number; it is interpreted

as 0x20, or object 32.

0x01-0x20 Message Number

Indicates specified message object 1 to 32.

0x21-0x3F Reserved

Not a valid message number; values are shifted and

it is interpreted as 0x01-0x1F.

Register 10: CAN IF1 Command Mask (CANIF1CMSK), offset 0x024 Register 11: CAN IF2 Command Mask (CANIF2CMSK), offset 0x084

Reading the Command Mask registers provides status for various functions. Writing to the Command Mask registers specifies the transfer direction and selects which buffer registers are the source or target of the data transfer.

Note that when a read from the message object buffer occurs when the WRNRD bit is clear and the CLRINTPND and/or NEWDAT bits are set, the interrupt pending and/or new data flags in the message object buffer are cleared.

CAN IF1 Command Mask (CANIF1CMSK)

CAN0 base: 0x4004.0000

Offset 0x024

Type R/W, reset 0x0000.0000

| | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | | |
|---------------|-----------|-----------------|-----------|---------|-------------|---------|-----------------|-------------------------|---|------------|-----------|----------------------------------|------------|--------------------|------------|----------|--|--|
| | ' | | 1 | 1 | | | | rese | rved | 1 | | 1 | | | | | | |
| Type Reset | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | | |
| | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | |
| | ı | reserved | | | | | | | WRNRD | MASK | ARB | CONTROL | CLRINTPND | NEWDAT / TXRQST | DATAA | DATAB | | |
| Type Reset | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | R/W 0 | R/W 0 | R/W 0 | R/W 0 | R/W 0 | R/W 0 | R/W 0 | R/W 0 | | |
| В | Bit/Field | Name Type Reset | | Des | Description | | | | | | | | | | | | | |
| | 31:8 | | reserv | ved | R | 0 | 0x0000.00 | | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. | | | | | | | | | |
| | 7 | | WRNRD R/W | | 0 | Writ | Write, Not Read | | | | | | | | | | | |
| | | | | | | | | | | | | address ister to th | | | | | | |
| | | | | | | | | Not | bu | ıffer can | be clear | and new or read by read pnD and/ | ading fro | m the bu | iffer (WRI | | | |
| | 6 | | MAS | SK | R/ | W | 0 | Access Mask Bits | | | | | | | | | | |
| | | | | | | | | 0: Mask bits unchanged. | | | | | | | | | | |
| | | | | | | | | | ransfer i | | + DIR + | MXTD of | the mess | sage obj | ect into t | he | | |
| | 5 | | ARI | В | R/ | W | 0 | Access Arbitration Bits | | | | | | | | | | |
| | | | | | | | | 0: A | rbitratior | n bits und | changed | l. | | | | | | |
| | | | | | | | | | ransfer i | | + XTD | + MSGVAI | □ of the r | nessage | object i | nto the | | |
| | 4 | | CONTI | ROL | R/ | W | 0 | Acc | ess Con | trol Bits | | | | | | | | |
| | | | | | | | | 0: C | ontrol bi | ts uncha | nged. | | | | | | | |
| | | | | | | | | 1: T | ransfer c | ontrol bit | s from tl | ne CANIF | nMCTL | register i | into the I | nterface | | |

registers.

| Bit/Field | Name | Туре | Reset | Description |
|-----------|-----------------|------|-------|---|
| 3 | CLRINTPND | R/W | 0 | Clear Interrupt Pending Bit |
| | | | | If WRNRD is set, this bit controls whether the INTPND bit in the CANIFNMCTL register is changed. |
| | | | | 0: The ${\tt INTPND}$ bit in the message object remains unchanged. |
| | | | | 1: The INTPND bit is cleared in the message object. |
| | | | | If WRNRD is clear and this bit is clear, the interrupt pending status is transferred from the message buffer into the CANIFNMCTL register. |
| | | | | If WRNRD is clear and this bit is set, the interrupt pending status is cleared in the message buffer. Note that the value of this bit that is transferred to the CANIFnMCTL register always reflects the status of the bits before clearing. |
| 2 | NEWDAT / TXRQST | R/W | 0 | NEWDAT / TXRQST Bit |
| | | | | If WRNRD is set, this bit can act as a TXRQST bit and request a transmission. Note that when this bit is set, the TXRQST bit in the CANIFNMCTL register is ignored. |
| | | | | 0: Transmission is not requested |
| | | | | 1: Begin a transmission |
| | | | | If \mathtt{WRNRD} is clear and this bit is clear, the value of the new data status is transferred from the message buffer into the $\textbf{CANIFnMCTL}$ register. |
| | | | | If WRNRD is clear and this bit is set, the new data status is cleared in the message buffer. Note that the value of this bit that is transferred to the CANIFnMCTL register always reflects the status of the bits before clearing. |
| 1 | DATAA | R/W | 0 | Access Data Byte 0 to 3 |
| | | | | When wrnrd = 1: |
| | | | | 0: Data bytes 0-3 are unchanged. |
| | | | | 1: Transfer data bytes 0-3 in message object to CANIFnDA1 and CANIFnDA2 . |
| | | | | When wrnrd = 0: |
| | | | | 0: Data bytes 0-3 are unchanged. |
| | | | | 1: Transfer data bytes 0-3 in CANIFnDA1 and CANIFnDA2 to the message object. |
| 0 | DATAB | R/W | 0 | Access Data Byte 4 to 7 |
| | | | | When wrnrd = 1: |
| | | | | 0: Data bytes 4-7 are unchanged. |
| | | | | 1: Transfer data bytes 4-7 in message object to CANIFnDB1 and CANIFnDB2 . |
| | | | | When wrnrd = 0: |
| | | | | 0: Data bytes 4-7 are unchanged. |
| | | | | 1: Transfer data bytes 4-7 in CANIFnDB1 and CANIFnDB2 to the message object. |
| | | | | |


Register 12: CAN IF1 Mask 1 (CANIF1MSK1), offset 0x028 Register 13: CAN IF2 Mask 1 (CANIF2MSK1), offset 0x088

The mask information provided in this register accompanies the data (CANIFnDAn), arbitration information (CANIFnARBn), and control information (CANIFnMCTL) to the message object in the message RAM. The mask is used with the ID bit in the CANIFnARBn register for acceptance filtering. Additional mask information is contained in the CANIFnMSK2 register.

CAN IF1 Mask 1 (CANIF1MSK1)

CAN0 base: 0x4004.0000 Offset 0x028

Type R/W, reset 0x0000.FFFF



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|--------|---|
| 31:16 | reserved | RO | 0x0000 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 15:0 | MSK | R/W | 0xFFFF | Identifier Mask |

When using a 29-bit identifier, these bits are used for bits [15:0] of the ID. The ${\tt MSK}$ field in the **CANIFnMSK2** register are used for bits [28:16] of the ID. When using an 11-bit identifier, these bits are ignored.

0: The corresponding identifier field (${\tt ID}$) in the message object cannot inhibit the match in acceptance filtering.

^{1:} The corresponding identifier field (ID) is used for acceptance filtering.

Register 14: CAN IF1 Mask 2 (CANIF1MSK2), offset 0x02C Register 15: CAN IF2 Mask 2 (CANIF2MSK2), offset 0x08C

This register holds extended mask information that accompanies the CANIFnMSK1 register.


CAN IF1 Mask 2 (CANIF1MSK2)

Name

CAN0 base: 0x4004.0000 Offset 0x02C

Bit/Field

Type R/W, reset 0x0000.FFFF



Description

Reset

Type

| 31:16 | reserved | RO | 0x0000 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
|-------|----------|-----|--------|---|
| 15 | MXTD | R/W | 0x1 | Mask Extended Identifier |
| | | | | 0: The extended identifier bit (XTD in the CANIFnARB2 register) has no effect on the acceptance filtering. |
| | | | | 1: The extended identifier bit \mathtt{XTD} is used for acceptance filtering. |
| 14 | MDIR | R/W | 0x1 | Mask Message Direction |
| | | | | 0: The message direction bit (DIR in the CANIFnARB2 register) has no effect for acceptance filtering. |
| | | | | 1: The message direction bit ${\tt DIR}$ is used for acceptance filtering. |
| 13 | reserved | RO | 0x1 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 12:0 | MSK | R/W | 0xFF | Identifier Mask |

When using a 29-bit identifier, these bits are used for bits [28:16] of the ID. The MSK field in the **CANIFnMSK1** register are used for bits [15:0] of the ID. When using an 11-bit identifier, MSK [12:2] are used for bits [10:0] of the ID.

0: The corresponding identifier field (ID) in the message object cannot inhibit the match in acceptance filtering.

1: The corresponding identifier field (ID) is used for acceptance filtering.


Register 16: CAN IF1 Arbitration 1 (CANIF1ARB1), offset 0x030 Register 17: CAN IF2 Arbitration 1 (CANIF2ARB1), offset 0x090

These registers hold the identifiers for acceptance filtering.

CAN IF1 Arbitration 1 (CANIF1ARB1)

CAN0 base: 0x4004.0000

Offset 0x030 Type R/W, reset 0x0000.0000



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|--------|---|
| 31:16 | reserved | RO | 0x0000 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 15:0 | ID | R/W | 0x0000 | Message Identifier |

This bit field is used with the ID field in the CANIFnARB2 register to create the message identifier.

When using a 29-bit identifier, bits 15:0 of the CANIFnARB1 register are [15:0] of the ID, while bits 12:0 of the CANIFnARB2 register are [28:16] of the ID.

When using an 11-bit identifier, these bits are not used.

Register 18: CAN IF1 Arbitration 2 (CANIF1ARB2), offset 0x034 Register 19: CAN IF2 Arbitration 2 (CANIF2ARB2), offset 0x094

These registers hold information for acceptance filtering.


CAN IF1 Arbitration 2 (CANIF1ARB2)

CAN0 base: 0x4004.0000

Offset 0x034

15

Type R/W, reset 0x0000.0000



| compatibility with future products, the value of a reserved bit should be |
|---|
| preserved across a read-modify-write operation. |
| |

MSGVAL R/W 0 Message Valid

0: The message object is ignored by the message handler.

1: The message object is configured and ready to be considered by the message handler within the CAN controller.

All unused message objects should have this bit cleared during initialization and before clearing the INIT bit in the **CANCTL** register. The MSGVAL bit must also be cleared before any of the following bits are modified or if the message object is no longer required: the ID fields in the **CANIFNARBn** registers, the XTD and DIR bits in the **CANIFNARB2** register, or the DLC field in the **CANIFNMCTL** register.

14 XTD R/W 0 Extended Identifier

0: An 11-bit Standard Identifier is used for this message object.

1: A 29-bit Extended Identifier is used for this message object.

13 DIR R/W 0

Message Direction

0: Receive. When the TXRQST bit in the **CANIFnMCTL** register is set, a remote frame with the identifier of this message object is received. On reception of a data frame with matching identifier, that message is stored in this message object.

1: Transmit. When the TXRQST bit in the **CANIFnMCTL** register is set, the respective message object is transmitted as a data frame. On reception of a remote frame with matching identifier, the TXRQST bit of this message object is set (if RMTEN=1).

| Bit/Field | Name | Туре | Reset | Description |
|-----------|------|------|-------|---|
| 12:0 | ID | R/W | 0x000 | Message Identifier |
| | | | | This bit field is used with the ID field in the CANIFnARB2 register to create the message identifier. |
| | | | | When using a 29-bit identifier, ID[15:0] of the CANIFnARB1 register are [15:0] of the ID, while these bits, ID[12:0], are [28:16] of the ID. |
| | | | | When using an 11-bit identifier, $ID[12:2]$ are used for bits [10:0] of the ID. The ID field in the CANIFnARB1 register is ignored. |

Register 20: CAN IF1 Message Control (CANIF1MCTL), offset 0x038 Register 21: CAN IF2 Message Control (CANIF2MCTL), offset 0x098

This register holds the control information associated with the message object to be sent to the Message RAM.

CAN IF1 Message Control (CANIF1MCTL)

CAN0 base: 0x4004.0000

April 04, 2010

Offset 0x038
Type R/W, reset 0x0000.0000

| | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
|-------|--------|--------|--------|-------|------|------|-------|--------|------|----|----------|----|-----|-----|-----|-----|
| | | | | | | | | rese | rved | | 1 | | | | | |
| Type | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO | RO |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | NEWDAT | MSGLST | INTPND | UMASK | TXIE | RXIE | RMTEN | TXRQST | EOB | | reserved | | | DI | _C | |
| Type | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | RO | RO | RO | R/W | R/W | R/W | R/W |
| Reset | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| | | | | | | | | | | | | | | | | |

| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|--------|---|
| 31:16 | reserved | RO | 0x0000 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 15 | NEWDAT | R/W | 0 | New Data |
| | | | | 0: No new data has been written into the data portion of this message object by the message handler since the last time this flag was cleared by the CPU. |
| | | | | 1: The message handler or the CPU has written new data into the data portion of this message object. |
| 14 | MSGLST | R/W | 0 | Message Lost |
| | | | | $\ensuremath{\text{0}}$: No message was lost since the last time this bit was cleared by the CPU. |
| | | | | 1: The message handler stored a new message into this object when NEWDAT was set; the CPU has lost a message. |
| | | | | This bit is only valid for message objects when the DIR bit in the CANIFnARB2 register clear (receive). |
| 13 | INTPND | R/W | 0 | Interrupt Pending |
| | | | | 0: This message object is not the source of an interrupt. |
| | | | | 1: This message object is the source of an interrupt. The interrupt identifier in the CANINT register points to this message object if there is not another interrupt source with a higher priority. |
| 12 | UMASK | R/W | 0 | Use Acceptance Mask |
| | | | | 0: Mask ignored. |

for acceptance filtering.

1: Use mask (MSK, MXTD, and MDIR bits in the **CANIFnMSKn** registers)

443

| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|-------|---|
| 11 | TXIE | R/W | 0 | Transmit Interrupt Enable |
| | | | | 0: The INTPND bit in the CANIFNMCTL register is unchanged after a successful transmission of a frame. |
| | | | | 1: The INTPND bit in the CANIFnMCTL register is set after a successful transmission of a frame. |
| 10 | RXIE | R/W | 0 | Receive Interrupt Enable |
| | | | | 0: The INTPND bit in the CANIFnMCTL register is unchanged after a successful reception of a frame. |
| | | | | 1: The INTPND bit in the CANIFnMCTL register is set after a successful reception of a frame. |
| 9 | RMTEN | R/W | 0 | Remote Enable |
| | | | | 0: At the reception of a remote frame, the TXRQST bit in the CANIFNMCTL register is left unchanged. |
| | | | | 1: At the reception of a remote frame, the TXRQST bit in the CANIFnMCTL register is set. |
| 8 | TXRQST | R/W | 0 | Transmit Request |
| | | | | 0: This message object is not waiting for transmission. |
| | | | | 1: The transmission of this message object is requested and is not yet done. |
| 7 | EOB | R/W | 0 | End of Buffer |
| | | | | 0: Message object belongs to a FIFO Buffer and is not the last message object of that FIFO Buffer. |
| | | | | 1: Single message object or last message object of a FIFO Buffer. |
| | | | | This bit is used to concatenate two or more message objects (up to 32) to build a FIFO buffer. For a single message object (thus not belonging to a FIFO buffer), this bit must be set. |
| 6:4 | reserved | RO | 0x0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 3:0 | DLC | R/W | 0x0 | Data Length Code |
| | | | | Value Description |
| | | | | 0x0-0x8 Specifies the number of bytes in the data frame. |
| | | | | 0x9-0xF Defaults to a data frame with 8 bytes. |
| | | | | The DLC field in the CANIFnMCTL register of a message object must be defined the same as in all the corresponding objects with the same identifier at other nodes. When the message handler stores a data frame, it writes DLC to the value given by the received message. |

444 April 04, 2010

Register 22: CAN IF1 Data A1 (CANIF1DA1), offset 0x03C

Register 23: CAN IF1 Data A2 (CANIF1DA2), offset 0x040

Register 24: CAN IF1 Data B1 (CANIF1DB1), offset 0x044

Register 25: CAN IF1 Data B2 (CANIF1DB2), offset 0x048

Register 26: CAN IF2 Data A1 (CANIF2DA1), offset 0x09C

Register 27: CAN IF2 Data A2 (CANIF2DA2), offset 0x0A0

Register 28: CAN IF2 Data B1 (CANIF2DB1), offset 0x0A4

Register 29: CAN IF2 Data B2 (CANIF2DB2), offset 0x0A8

These registers contain the data to be sent or that has been received. In a CAN data frame, data byte 0 is the first byte to be transmitted or received and data byte 7 is the last byte to be transmitted or received. In CAN's serial bit stream, the MSB of each byte is transmitted first.

CAN IF1 Data A1 (CANIF1DA1)

CAN0 base: 0x4004.0000

Offset 0x03C

Type R/W, reset 0x0000.0000

| | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
|---------------|----------|----------|----------|----------|----------|----------|----------|----------|-----------|----------|----------|----------|----------|----------|----------|----------|
| | | | 1 | 1 | | | | rese | rved I | | | | | | | |
| Type Reset | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 | RO 0 |
| | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | | | 1 | ı | | | | DA | TA I | | | | 1 | | | ' |
| Type Reset | R/W 0 | R/W 0 | R/W 0 | R/W 0 | R/W 0 | R/W 0 | R/W 0 | R/W 0 |

| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|--------|---|
| 31:16 | reserved | RO | 0x0000 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 15:0 | DATA | R/W | 0x0000 | Data |

The **CANIFnDA1** registers contain data bytes 1 and 0; **CANIFnDA2** data bytes 3 and 2; **CANIFnDB1** data bytes 5 and 4; and **CANIFnDB2** data bytes 7 and 6.

Register 30: CAN Transmission Request 1 (CANTXRQ1), offset 0x100 Register 31: CAN Transmission Request 2 (CANTXRQ2), offset 0x104


The **CANTXRQ1** and **CANTXRQ2** registers hold the TXRQST bits of the 32 message objects. By reading out these bits, the CPU can check which message object has a transmission request pending. The TXRQST bit of a specific message object can be changed by three sources: (1) the CPU via the **CANIFnMCTL** register, (2) the message handler state machine after the reception of a remote frame, or (3) the message handler state machine after a successful transmission.

The **CANTXRQ1** register contains the TXRQST bits of the first 16 message objects in the message RAM; the **CANTXRQ2** register contains the TXROST bits of the second 16 message objects.

CAN Transmission Request 1 (CANTXRQ1)

CAN0 base: 0x4004.0000

Offset 0x100 Type RO, reset 0x0000.0000



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|--------|---|
| 31:16 | reserved | RO | 0x0000 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 15:0 | TXRQST | RO | 0x0000 | Transmission Request Bits |

^{0:} The corresponding message object is not waiting for transmission.

^{1:} The transmission of the corresponding message object is requested and is not yet done.

Register 32: CAN New Data 1 (CANNWDA1), offset 0x120 Register 33: CAN New Data 2 (CANNWDA2), offset 0x124


The **CANNWDA1** and **CANNWDA2** registers hold the NEWDAT bits of the 32 message objects. By reading these bits, the CPU can check which message object has its data portion updated. The NEWDAT bit of a specific message object can be changed by three sources: (1) the CPU via the **CANIFnMCTL** register, (2) the message handler state machine after the reception of a data frame, or (3) the message handler state machine after a successful transmission.

The **CANNWDA1** register contains the NEWDAT bits of the first 16 message objects in the message RAM; the **CANNWDA2** register contains the NEWDAT bits of the second 16 message objects.

CAN New Data 1 (CANNWDA1)

CAN0 base: 0x4004.0000 Offset 0x120

Type RO, reset 0x0000.0000



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|--------|---|
| 31:16 | reserved | RO | 0x0000 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 15:0 | NEWDAT | RO | 0x0000 | New Data Bits |

^{0:} No new data has been written into the data portion of the corresponding message object by the message handler since the last time this flag was cleared by the CPU.

^{1:} The message handler or the CPU has written new data into the data portion of the corresponding message object.

Register 34: CAN Message 1 Interrupt Pending (CANMSG1INT), offset 0x140 Register 35: CAN Message 2 Interrupt Pending (CANMSG2INT), offset 0x144

The **CANMSG1INT** and **CANMSG2INT** registers hold the INTPND bits of the 32 message objects. By reading these bits, the CPU can check which message object has an interrupt pending. The INTPND bit of a specific message object can be changed through two sources: (1) the CPU via the **CANIFnMCTL** register, or (2) the message handler state machine after the reception or transmission of a frame.


This field is also encoded in the **CANINT** register.

The **CANMSG1INT** register contains the INTPND bits of the first 16 message objects in the message RAM; the **CANMSG2INT** register contains the INTPND bits of the second 16 message objects.

CAN Message 1 Interrupt Pending (CANMSG1INT)

CAN0 base: 0x4004.0000 Offset 0x140

Type RO, reset 0x0000.0000



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|--------|---|
| 31:16 | reserved | RO | 0x0000 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 15:0 | INTPND | RO | 0x0000 | Interrupt Pending Bits |

^{0:} The corresponding message object is not the source of an interrupt.

^{1:} The corresponding message object is the source of an interrupt.

Register 36: CAN Message 1 Valid (CANMSG1VAL), offset 0x160 Register 37: CAN Message 2 Valid (CANMSG2VAL), offset 0x164


The **CANMSG1VAL** and **CANMSG2VAL** registers hold the MSGVAL bits of the 32 message objects. By reading these bits, the CPU can check which message object is valid. The message value of a specific message object can be changed with the **CANIFnMCTL** register.

The **CANMSG1VAL** register contains the MSGVAL bits of the first 16 message objects in the message RAM; the **CANMSG2VAL** register contains the MSGVAL bits of the second 16 message objects in the message RAM.

CAN Message 1 Valid (CANMSG1VAL)

CAN0 base: 0x4004.0000

Offset 0x160 Type RO, reset 0x0000.0000



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|--------|---|
| 31:16 | reserved | RO | 0x0000 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 15:0 | MSGVAI | RO | 0x0000 | Message Valid Rits |

^{0:} The corresponding message object is not configured and is ignored by the message handler.

^{1:} The corresponding message object is configured and should be considered by the message handler.

16 Analog Comparators

An analog comparator is a peripheral that compares two analog voltages, and provides a logical output that signals the comparison result.

Note: Not all comparators have the option to drive an output pin.


The comparator can provide its output to a device pin, acting as a replacement for an analog comparator on the board, or it can be used to signal the application via interrupts or triggers to the ADC to cause it to start capturing a sample sequence. The interrupt generation and ADC triggering logic is separate. This means, for example, that an interrupt can be generated on a rising edge and the ADC triggered on a falling edge.

The Stellaris[®] Analog Comparators module has the following features:

- Two independent integrated analog comparators
- Configurable for output to drive an output pin, generate an interrupt, or initiate an ADC sample sequence
- Compare external pin input to external pin input or to internal programmable voltage reference
- Compare a test voltage against any one of these voltages
 - An individual external reference voltage
 - A shared single external reference voltage
 - A shared internal reference voltage

16.1 Block Diagram

Figure 16-1. Analog Comparator Module Block Diagram



16.2 Functional Description


Important: It is recommended that the Digital-Input enable (the GPIODEN bit in the GPIO module) for the analog input pin be disabled to prevent excessive current draw from the I/O pads.

The comparator compares the VIN- and VIN+ inputs to produce an output, VOUT.

```
VIN- < VIN+, VOUT = 1
VIN- > VIN+, VOUT = 0
```

As shown in Figure 16-2 on page 452, the input source for VIN- is an external input. In addition to an external input, input sources for VIN+ can be the +ve input of comparator 0 or an internal reference.

Figure 16-2. Structure of Comparator Unit



A comparator is configured through two status/control registers (ACCTL and ACSTAT). The internal reference is configured through one control register (ACREFCTL). Interrupt status and control is configured through three registers (ACMIS, ACRIS, and ACINTEN).

Typically, the comparator output is used internally to generate controller interrupts. It may also be used to drive an external pin or generate an analog-to-digital converter (ADC) trigger.

Important: The ASRCP bits in the **ACCTLn** register must be set before using the analog comparators.

16.2.1 Internal Reference Programming

The structure of the internal reference is shown in Figure 16-3 on page 452. This is controlled by a single configuration register (**ACREFCTL**). Table 16-1 on page 452 shows the programming options to develop specific internal reference values, to compare an external voltage against a particular voltage generated internally.

Figure 16-3. Comparator Internal Reference Structure




Table 16-1. Internal Reference Voltage and ACREFCTL Field Values

| ACREFCTL Register | | Output Reference Voltage Based on VREF Field Value |
|-------------------|---------------|---|
| EN Bit Value | RNG Bit Value | |
| EN=0 | | 0 V (GND) for any value of VREF; however, it is recommended that RNG=1 and VREF=0 for the least noisy ground reference. |

Table 16-1. Internal Reference Voltage and ACREFCTL Field Values (continued)

| ACREFCTL Register | | Output Reference Voltage Based on VREF Field Value | | | | |
|-------------------|---------------|---|--|--|--|--|
| EN Bit Value | RNG Bit Value | | | | | |
| EN=1 | | Total resistance in ladder is 31 R. $V_{REF} = AV_{DD} \times \frac{Rv_{REF}}{Rr}$ $V_{REF} = AV_{DD} \times \frac{(VREF + 8)}{31}$ $V_{REF} = 0.85 + 0.106 \times VREF$ | | | | |
| | | The range of internal reference in this mode is 0.85-2.448 V. Total resistance in ladder is 23 R. $V_{REF} = AV_{DD} \times \frac{Rv_{REF}}{Rr}$ $V_{REF} = AV_{DD} \times \frac{VREF}{23}$ $V_{REF} = 0.143 \times VREF$ | | | | |
| | | The range of internal reference for this mode is 0-2.152 V. | | | | |

16.3 Initialization and Configuration

The following example shows how to configure an analog comparator to read back its output value from an internal register.

- **1.** Enable the analog comparator 0 clock by writing a value of 0x0010.0000 to the **RCGC1** register in the System Control module.
- 2. In the GPIO module, enable the GPIO port/pin associated with C0- as a GPIO input.
- **3.** Configure the internal voltage reference to 1.65 V by writing the **ACREFCTL** register with the value 0x0000.030C.
- **4.** Configure comparator 0 to use the internal voltage reference and to *not* invert the output by writing the **ACCTL0** register with the value of 0x0000.040C.
- **5.** Delay for some time.
- **6.** Read the comparator output value by reading the **ACSTAT0** register's OVAL value.

Change the level of the signal input on CO- to see the OVAL value change.

16.4 Register Map

Table 16-2 on page 454 lists the comparator registers. The offset listed is a hexadecimal increment to the register's address, relative to the Analog Comparator base address of 0x4003.C000.

Table 16-2. Analog Comparators Register Map

| Offset | Name | Type | Reset | Description | See page |
|--------|----------|-------|-------------|---|-------------|
| 0x000 | ACMIS | R/W1C | 0x0000.0000 | Analog Comparator Masked Interrupt Status | 455 |
| 0x004 | ACRIS | RO | 0x0000.0000 | Analog Comparator Raw Interrupt Status | 456 |
| 0x008 | ACINTEN | R/W | 0x0000.0000 | Analog Comparator Interrupt Enable | 457 |
| 0x010 | ACREFCTL | R/W | 0x0000.0000 | Analog Comparator Reference Voltage Control | 458 |
| 0x020 | ACSTAT0 | RO | 0x0000.0000 | Analog Comparator Status 0 | 459 |
| 0x024 | ACCTL0 | R/W | 0x0000.0000 | Analog Comparator Control 0 | 460 |
| 0x040 | ACSTAT1 | RO | 0x0000.0000 | Analog Comparator Status 1 | 459 |
| 0x044 | ACCTL1 | R/W | 0x0000.0000 | Analog Comparator Control 1 | 460 |

16.5 Register Descriptions

The remainder of this section lists and describes the Analog Comparator registers, in numerical order by address offset.


Register 1: Analog Comparator Masked Interrupt Status (ACMIS), offset 0x000

This register provides a summary of the interrupt status (masked) of the comparators.

Analog Comparator Masked Interrupt Status (ACMIS)

Base 0x4003.C000 Offset 0x000

Type R/W1C, reset 0x0000.0000



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|-------|-------|---|
| 31:2 | reserved | RO | 0x00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 1 | IN1 | R/W1C | 0 | Comparator 1 Masked Interrupt Status |
| | | | | Gives the masked interrupt state of this interrupt. Write 1 to this bit to clear the pending interrupt. |
| 0 | IN0 | R/W1C | 0 | Comparator 0 Masked Interrupt Status |

Gives the masked interrupt state of this interrupt. Write 1 to this bit to clear the pending interrupt.


Register 2: Analog Comparator Raw Interrupt Status (ACRIS), offset 0x004

This register provides a summary of the interrupt status (raw) of the comparators.

Analog Comparator Raw Interrupt Status (ACRIS)

Base 0x4003.C000 Offset 0x004

Type RO, reset 0x0000.0000



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|-------|---|
| 31:2 | reserved | RO | 0x00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 1 | IN1 | RO | 0 | Comparator 1 Interrupt Status |
| | | | | When set, indicates that an interrupt has been generated by comparator 1. |
| 0 | IN0 | RO | 0 | Comparator 0 Interrupt Status |

When set, indicates that an interrupt has been generated by comparator $\boldsymbol{0}.$


Register 3: Analog Comparator Interrupt Enable (ACINTEN), offset 0x008

This register provides the interrupt enable for the comparators.

Analog Comparator Interrupt Enable (ACINTEN)

Base 0x4003.C000

Offset 0x008 Type R/W, reset 0x0000.0000



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|-------|---|
| 31:2 | reserved | RO | 0x00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 1 | IN1 | R/W | 0 | Comparator 1 Interrupt Enable |
| | | | | When set, enables the controller interrupt from the comparator 1 output. |
| 0 | INO | R/W | 0 | Comparator 0 Interrupt Enable |
| | | | | When set enables the controller interrupt from the comparator 0 output |

When set, enables the controller interrupt from the comparator 0 output.


Register 4: Analog Comparator Reference Voltage Control (ACREFCTL), offset 0x010

This register specifies whether the resistor ladder is powered on as well as the range and tap.

Analog Comparator Reference Voltage Control (ACREFCTL)

Base 0x4003.C000

Offset 0x010
Type R/W, reset 0x0000.0000



| Bit/Field | Name | Type | Reset | Description | |
|-----------|----------|------|-------|---|--|
| 31:10 | reserved | RO | 0x00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. | |
| 9 | EN | R/W | 0 | Resistor Ladder Enable | |
| | | | | The ${\tt EN}$ bit specifies whether the resistor ladder is powered on. If 0, the resistor ladder is unpowered. If 1, the resistor ladder is connected to the analog $V_{DD}. \\$ | |
| | | | | This bit is reset to 0 so that the internal reference consumes the least amount of power if not used and programmed. | |
| 8 | RNG | R/W | 0 | Resistor Ladder Range | |
| | | | | The RNG bit specifies the range of the resistor ladder. If 0, the resistor ladder has a total resistance of 31 R. If 1, the resistor ladder has a total resistance of 23 R. | |
| 7:4 | reserved | RO | 0x00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. | |
| 3:0 | VREF | R/W | 0x00 | Resistor Ladder Voltage Ref | |


The \mathtt{VREF} bit field specifies the resistor ladder tap that is passed through an analog multiplexer. The voltage corresponding to the tap position is the internal reference voltage available for comparison. See Table 16-1 on page 452 for some output reference voltage examples.

Register 5: Analog Comparator Status 0 (ACSTAT0), offset 0x020 Register 6: Analog Comparator Status 1 (ACSTAT1), offset 0x040

These registers specify the current output value of the comparator.

Analog Comparator Status 0 (ACSTAT0)

Base 0x4003.C000 Offset 0x020 Type RO, reset 0x0000.0000




| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|-------|---|
| 31:2 | reserved | RO | 0x00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 1 | OVAL | RO | 0 | Comparator Output Value |
| | | | | The OVAL bit specifies the current output value of the comparator. |
| 0 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |

Register 7: Analog Comparator Control 0 (ACCTL0), offset 0x024 Register 8: Analog Comparator Control 1 (ACCTL1), offset 0x044

These registers configure the comparator's input and output.

Analog Comparator Control 0 (ACCTL0)

Base 0x4003.C000 Offset 0x024 Type R/W, reset 0x0000.0000



| Bit/Field | Name | Type | Reset | Description | |
|-----------|----------|------|-------|---|--|
| 31:12 | reserved | RO | 0x00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. | |
| 11 | TOEN | R/W | 0 | Trigger Output Enable | |
| | | | | The ${\tt TOEN}$ bit enables the ADC event transmission to the ADC. If 0, the event is suppressed and not sent to the ADC. If 1, the event is transmitted to the ADC. | |
| 10:9 | ASRCP | R/W | 0x00 | Analog Source Positive | |
| | | | | The ASRCP field specifies the source of input voltage to the VIN+ terminal of the comparator. The encodings for this field are as follows: | |
| | | | | Value Function | |
| | | | | 0x0 Pin value | |
| | | | | 0x1 Pin value of C0+ | |
| | | | | 0x2 Internal voltage reference | |
| | | | | 0x3 Reserved | |
| 8 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. | |
| 7 | TSLVAL | R/W | 0 | Trigger Sense Level Value | |
| | | | | The TSLVAL bit specifies the sense value of the input that generates an ADC event if in Level Sense mode. If 0, an ADC event is generated | |

if the comparator output is Low. Otherwise, an ADC event is generated if the comparator output is High.

| Bit/Field | Name | Туре | Reset | Description | |
|-----------|----------|------|-------|---|--|
| 6:5 | TSEN | R/W | 0x0 | Trigger Sense | |
| | | | | The TSEN field specifies the sense of the comparator output that generates an ADC event. The sense conditioning is as follows: | |
| | | | | Value Function | |
| | | | | 0x0 Level sense, see TSLVAL | |
| | | | | 0x1 Falling edge | |
| | | | | 0x2 Rising edge | |
| | | | | 0x3 Either edge | |
| 4 | ISLVAL | R/W | 0 | Interrupt Sense Level Value | |
| | | | | The ISLVAL bit specifies the sense value of the input that generates an interrupt if in Level Sense mode. If 0, an interrupt is generated if the comparator output is Low. Otherwise, an interrupt is generated if the comparator output is High. | |
| 3:2 | ISEN | R/W | 0x0 | Interrupt Sense | |
| | | | | The ISEN field specifies the sense of the comparator output that generates an interrupt. The sense conditioning is as follows: | |
| | | | | Value Function | |
| | | | | 0x0 Level sense, see ISLVAL | |
| | | | | 0x1 Falling edge | |
| | | | | 0x2 Rising edge | |
| | | | | 0x3 Either edge | |
| 1 | CINV | R/W | 0 | Comparator Output Invert | |
| | | | | The CINV bit conditionally inverts the output of the comparator. If 0, the output of the comparator is unchanged. If 1, the output of the comparator is inverted prior to being processed by hardware. | |
| 0 | reserved | RO | 0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. | |

17 Pulse Width Modulator (PWM)

Pulse width modulation (PWM) is a powerful technique for digitally encoding analog signal levels. High-resolution counters are used to generate a square wave, and the duty cycle of the square wave is modulated to encode an analog signal. Typical applications include switching power supplies and motor control.

The Stellaris[®] PWM module consists of one PWM generator block and a control block. The control block determines the polarity of the PWM signals, and which signals are passed through to the pins.

The PWM generator block produces two PWM signals that can either be independent signals (other than being based on the same timer and therefore having the same frequency) or a single pair of complementary signals with dead-band delays inserted. The output of the PWM generation block is managed by the output control block before being passed to the device pins.

The Stellaris[®] PWM module provides a great deal of flexibility. It can generate simple PWM signals, such as those required by a simple charge pump. It can also generate paired PWM signals with dead-band delays, such as those required by a half-H bridge driver.

The Stellaris® PWM module has the following features:


- One PWM generator blocks, each with one 16-bit counter, two PWM comparators, a PWM signal generator, a dead-band generator, and an interrupt/ADC-trigger selector
- One fault input in hardware to promote low-latency shutdown
- One 16-bit counter
 - Runs in Down or Up/Down mode
 - Output frequency controlled by a 16-bit load value
 - Load value updates can be synchronized
 - Produces output signals at zero and load value
- Two PWM comparators
 - Comparator value updates can be synchronized
 - Produces output signals on match
- PWM generator
 - Output PWM signal is constructed based on actions taken as a result of the counter and PWM comparator output signals
 - Produces two independent PWM signals
- Dead-band generator
 - Produces two PWM signals with programmable dead-band delays suitable for driving a half-H bridge
 - Can be bypassed, leaving input PWM signals unmodified

- Flexible output control block with PWM output enable of each PWM signal
 - PWM output enable of each PWM signal
 - Optional output inversion of each PWM signal (polarity control)
 - Optional fault handling for each PWM signal
 - Synchronization of timers in the PWM generator blocks
 - Synchronization of timer/comparator updates across the PWM generator blocks
 - Interrupt status summary of the PWM generator blocks
- Can initiate an ADC sample sequence

17.1 Block Diagram

Figure 17-1 on page 463 provides the Stellaris[®] PWM module unit diagram and Figure 17-2 on page 464 provides a more detailed diagram of a Stellaris[®] PWM generator. The LM3S2412 controller contains one generator block (PWM0) and generates two independent PWM signals or one paired PWM signal with dead-band delays inserted.

Figure 17-1. PWM Unit Diagram






Figure 17-2. PWM Module Block Diagram

17.2 Functional Description

17.2.1 **PWM Timer**

The timer runs in one of two modes: Count-Down mode or Count-Up/Down mode. In Count-Down mode, the timer counts from the load value to zero, goes back to the load value, and continues counting down. In Count-Up/Down mode, the timer counts from zero up to the load value, back down to zero, back up to the load value, and so on. Generally, Count-Down mode is used for generating left- or right-aligned PWM signals, while the Count-Up/Down mode is used for generating center-aligned PWM signals.

The timers output three signals that are used in the PWM generation process: the direction signal (this is always Low in Count-Down mode, but alternates between Low and High in Count-Up/Down mode), a single-clock-cycle-width High pulse when the counter is zero, and a single-clock-cycle-width High pulse when the counter is equal to the load value. Note that in Count-Down mode, the zero pulse is immediately followed by the load pulse.

17.2.2 PWM Comparators

There are two comparators in the PWM generator that monitor the value of the counter; when either match the counter, they output a single-clock-cycle-width High pulse. When in Count-Up/Down mode, these comparators match both when counting up and when counting down; they are therefore qualified by the counter direction signal. These qualified pulses are used in the PWM generation process. If either comparator match value is greater than the counter load value, then that comparator never outputs a High pulse.

Figure 17-3 on page 465 shows the behavior of the counter and the relationship of these pulses when the counter is in Count-Down mode. Figure 17-4 on page 465 shows the behavior of the counter and the relationship of these pulses when the counter is in Count-Up/Down mode.





Figure 17-3. PWM Count-Down Mode





17.2.3 PWM Signal Generator

The PWM generator takes these pulses (qualified by the direction signal), and generates two PWM signals. In Count-Down mode, there are four events that can affect the PWM signal: zero, load, match A down, and match B down. In Count-Up/Down mode, there are six events that can affect the PWM signal: zero, load, match A down, match A up, match B down, and match B up. The match A or match B events are ignored when they coincide with the zero or load events. If the match A and match B events coincide, the first signal, PWMA, is generated based only on the match A event, and the second signal, PWMB, is generated based only on the match B event.

For each event, the effect on each output PWM signal is programmable: it can be left alone (ignoring the event), it can be toggled, it can be driven Low, or it can be driven High. These actions can be used to generate a pair of PWM signals of various positions and duty cycles, which do or do not overlap. Figure 17-5 on page 466 shows the use of Count-Up/Down mode to generate a pair of center-aligned, overlapped PWM signals that have different duty cycles.

Figure 17-5. PWM Generation Example In Count-Up/Down Mode


In this example, the first generator is set to drive High on match A up, drive Low on match A down, and ignore the other four events. The second generator is set to drive High on match B up, drive Low on match B down, and ignore the other four events. Changing the value of comparator A changes the duty cycle of the PWMA signal, and changing the value of comparator B changes the duty cycle of the PWMB signal.

17.2.4 Dead-Band Generator

The two PWM signals produced by the PWM generator are passed to the dead-band generator. If disabled, the PWM signals simply pass through unmodified. If enabled, the second PWM signal is lost and two PWM signals are generated based on the first PWM signal. The first output PWM signal is the input signal with the rising edge delayed by a programmable amount. The second output PWM signal is the inversion of the input signal with a programmable delay added between the falling edge of the input signal and the rising edge of this new signal.

This is therefore a pair of active High signals where one is always High, except for a programmable amount of time at transitions where both are Low. These signals are therefore suitable for driving a half-H bridge, with the dead-band delays preventing shoot-through current from damaging the power electronics. Figure 17-6 on page 466 shows the effect of the dead-band generator on an input PWM signal.

Figure 17-6. PWM Dead-Band Generator



17.2.5 Interrupt/ADC-Trigger Selector

The PWM generator also takes the same four (or six) counter events and uses them to generate an interrupt or an ADC trigger. Any of these events or a set of these events can be selected as a source for an interrupt; when any of the selected events occur, an interrupt is generated. Additionally, the same event, a different event, the same set of events, or a different set of events can be selected as a source for an ADC trigger; when any of these selected events occur, an ADC trigger pulse is generated. The selection of events allows the interrupt or ADC trigger to occur at a specific position within the PWM signal. Note that interrupts and ADC triggers are based on the raw events; delays in the PWM signal edges caused by the dead-band generator are not taken into account.

17.2.6 Synchronization Methods

There is a global reset capability that can reset the counter of the PWM generator.

The counter load values and comparator match values of the PWM generator can be updated in two ways. The first is immediate update mode, where a new value is used as soon as the counter reaches zero. By waiting for the counter to reach zero, a guaranteed behavior is defined, and overly short or overly long output PWM pulses are prevented.

The other update method is synchronous, where the new value is not used until a global synchronized update signal is asserted, at which point the new value is used as soon as the counter reaches zero. This second mode allows multiple items to be updated simultaneously without odd effects during the update; everything runs from the old values until a point at which they all run from the new values.

17.2.7 Fault Conditions

There are two external conditions that affect the PWM block; the signal input on the Fault pin and the stalling of the controller by a debugger. There are two mechanisms available to handle such conditions: the output signals can be forced into an inactive state and/or the PWM timers can be stopped.

Each output signal has a fault bit. If set, a fault input signal causes the corresponding output signal to go into the inactive state. If the inactive state is a safe condition for the signal to be in for an extended period of time, this keeps the output signal from driving the outside world in a dangerous manner during the fault condition. A fault condition can also generate a controller interrupt.

Each PWM generator can also be configured to stop counting during a stall condition. The user can select for the counters to run until they reach zero then stop, or to continue counting and reloading. A stall condition does not generate a controller interrupt.

17.2.8 Output Control Block

With the PWM generator block producing two raw PWM signals, the output control block takes care of the final conditioning of the PWM signals before they go to the pins. Via a single register, the set of PWM signals that are actually enabled to the pins can be modified; this can be used, for example, to perform commutation of a brushless DC motor with a single register write (and without modifying the individual PWM generators, which are modified by the feedback control loop). Similarly, fault control can disable any of the PWM signals as well. A final inversion can be applied to any of the PWM signals, making them active Low instead of the default active High.

17.3 Initialization and Configuration

The following example shows how to initialize the PWM Generator 0 with a 25-KHz frequency, and with a 25% duty cycle on the PWM0 pin and a 75% duty cycle on the PWM1 pin. This example assumes the system clock is 20 MHz.

- 1. Enable the PWM clock by writing a value of 0x0010.0000 to the **RCGC0** register in the System Control module.
- 2. Enable the clock to the appropriate GPIO module via the **RCGC2** register in the System Control module.
- 3. In the GPIO module, enable the appropriate pins for their alternate function using the GPIOAFSEL register.

- **4.** Configure the **Run-Mode Clock Configuration (RCC)** register in the System Control module to use the PWM divide (USEPWMDIV) and set the divider (PWMDIV) to divide by 2 (000).
- 5. Configure the PWM generator for countdown mode with immediate updates to the parameters.
 - Write the **PWM0CTL** register with a value of 0x0000.0000.
 - Write the **PWM0GENA** register with a value of 0x0000.008C.
 - Write the **PWM0GENB** register with a value of 0x0000.080C.
- **6.** Set the period. For a 25-KHz frequency, the period = 1/25,000, or 40 microseconds. The PWM clock source is 10 MHz; the system clock divided by 2. This translates to 400 clock ticks per period. Use this value to set the **PWM0LOAD** register. In Count-Down mode, set the Load field in the **PWM0LOAD** register to the requested period minus one.
 - Write the **PWM0LOAD** register with a value of 0x0000.018F.
- 7. Set the pulse width of the PWM0 pin for a 25% duty cycle.
 - Write the **PWM0CMPA** register with a value of 0x0000.012B.
- 8. Set the pulse width of the PWM1 pin for a 75% duty cycle.
 - Write the **PWM0CMPB** register with a value of 0x0000.0063.
- 9. Start the timers in PWM generator 0.
 - Write the **PWM0CTL** register with a value of 0x0000.0001.
- 10. Enable PWM outputs.
 - Write the **PWMENABLE** register with a value of 0x0000.0003.

17.4 Register Map

Table 17-1 on page 468 lists the PWM registers. The offset listed is a hexadecimal increment to the register's address, relative to the PWM base address of 0x4002.8000.

Table 17-1. PWM Register Map

| Offset | Name | Туре | Reset | Description | See page |
|--------|-----------|-------|-------------|--------------------------------|-------------|
| 0x000 | PWMCTL | R/W | 0x0000.0000 | PWM Master Control | 470 |
| 0x004 | PWMSYNC | R/W | 0x0000.0000 | PWM Time Base Sync | 471 |
| 800x0 | PWMENABLE | R/W | 0x0000.0000 | PWM Output Enable | 472 |
| 0x00C | PWMINVERT | R/W | 0x0000.0000 | PWM Output Inversion | 473 |
| 0x010 | PWMFAULT | R/W | 0x0000.0000 | PWM Output Fault | 474 |
| 0x014 | PWMINTEN | R/W | 0x0000.0000 | PWM Interrupt Enable | 475 |
| 0x018 | PWMRIS | RO | 0x0000.0000 | PWM Raw Interrupt Status | 476 |
| 0x01C | PWMISC | R/W1C | 0x0000.0000 | PWM Interrupt Status and Clear | 477 |

Table 17-1. PWM Register Map (continued)

| Offset | Name | Туре | Reset | Description | See page |
|--------|------------|-------|-------------|-----------------------------------|-------------|
| 0x020 | PWMSTATUS | RO | 0x0000.0000 | PWM Status | 478 |
| 0x040 | PWM0CTL | R/W | 0x0000.0000 | PWM0 Control | 479 |
| 0x044 | PWM0INTEN | R/W | 0x0000.0000 | PWM0 Interrupt and Trigger Enable | 481 |
| 0x048 | PWM0RIS | RO | 0x0000.0000 | PWM0 Raw Interrupt Status | 484 |
| 0x04C | PWM0ISC | R/W1C | 0x0000.0000 | PWM0 Interrupt Status and Clear | 485 |
| 0x050 | PWM0LOAD | R/W | 0x0000.0000 | PWM0 Load | 486 |
| 0x054 | PWM0COUNT | RO | 0x0000.0000 | PWM0 Counter | 487 |
| 0x058 | PWM0CMPA | R/W | 0x0000.0000 | PWM0 Compare A | 488 |
| 0x05C | PWM0CMPB | R/W | 0x0000.0000 | PWM0 Compare B | 489 |
| 0x060 | PWM0GENA | R/W | 0x0000.0000 | PWM0 Generator A Control | 490 |
| 0x064 | PWM0GENB | R/W | 0x0000.0000 | PWM0 Generator B Control | 493 |
| 0x068 | PWM0DBCTL | R/W | 0x0000.0000 | PWM0 Dead-Band Control | 496 |
| 0x06C | PWM0DBRISE | R/W | 0x0000.0000 | PWM0 Dead-Band Rising-Edge Delay | 497 |
| 0x070 | PWM0DBFALL | R/W | 0x0000.0000 | PWM0 Dead-Band Falling-Edge-Delay | 498 |

17.5 Register Descriptions

The remainder of this section lists and describes the PWM registers, in numerical order by address offset.


Register 1: PWM Master Control (PWMCTL), offset 0x000

This register provides master control over the PWM generation block.

PWM Master Control (PWMCTL)

Base 0x4002.8000 Offset 0x000

Type R/W, reset 0x0000.0000



| Bit/Field | Name | Type | Reset | Description |
|-----------|-------------|------|-------|---|
| 31:1 | reserved | RO | 0x00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 0 | GlobalSync0 | R/W | 0 | Update PWM Generator 0 |

Setting this bit causes any queued update to a load or comparator register in PWM generator 0 to be applied the next time the corresponding counter becomes zero. This bit automatically clears when the updates have completed; it cannot be cleared by software.


Register 2: PWM Time Base Sync (PWMSYNC), offset 0x004

This register provides a method to perform synchronization of the counters in the PWM generation blocks. Writing a bit in this register to 1 causes the specified counter to reset back to 0; writing multiple bits resets multiple counters simultaneously. The bits auto-clear after the reset has occurred; reading them back as zero indicates that the synchronization has completed.

PWM Time Base Sync (PWMSYNC)

Base 0x4002.8000

Offset 0x004 Type R/W, reset 0x0000.0000



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|-------|---|
| 31:1 | reserved | RO | 0x00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 0 | Sync0 | R/W | 0 | Reset Generator 0 Counter |

Performs a reset of the PWM generator 0 counter.


Register 3: PWM Output Enable (PWMENABLE), offset 0x008

This register provides a master control of which generated PWM signals are output to device pins. By disabling a PWM output, the generation process can continue (for example, when the time bases are synchronized) without driving PWM signals to the pins. When bits in this register are set, the corresponding PWM signal is passed through to the output stage, which is controlled by the **PWMINVERT** register. When bits are not set, the PWM signal is replaced by a zero value which is also passed to the output stage.

PWM Output Enable (PWMENABLE)

Base 0x4002.8000 Offset 0x008

Type R/W, reset 0x0000.0000



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|-------|---|
| 31:2 | reserved | RO | 0x00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 1 | PWM1En | R/W | 0 | PWM1 Output Enable |
| | | | | When set, allows the generated ${\tt PWM1}$ signal to be passed to the device pin. |
| 0 | PWM0En | R/W | 0 | PWM0 Output Enable |

When set, allows the generated ${\tt PWM0}$ signal to be passed to the device pin.


Register 4: PWM Output Inversion (PWMINVERT), offset 0x00C

This register provides a master control of the polarity of the PWM signals on the device pins. The PWM signals generated by the PWM generator are active High; they can optionally be made active Low via this register. Disabled PWM channels are also passed through the output inverter (if so configured) so that inactive channels maintain the correct polarity.

PWM Output Inversion (PWMINVERT)

Base 0x4002.8000

Offset 0x00C Type R/W, reset 0x0000.0000



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|-------|---|
| 31:2 | reserved | RO | 0x00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 1 | PWM1Inv | R/W | 0 | Invert PWM1 Signal |
| | | | | When set, the generated PWM1 signal is inverted. |
| 0 | PWM0Inv | R/W | 0 | Invert PWM0 Signal |

When set, the generated ${\tt PWM0}$ signal is inverted.

Register 5: PWM Output Fault (PWMFAULT), offset 0x010


This register controls the behavior of the PWM outputs in the presence of fault conditions. Both the fault inputs and debug events are considered fault conditions. On a fault condition, each PWM signal can be passed through unmodified or driven Low. For outputs that are configured for pass-through, the debug event handling on the corresponding PWM generator also determines if the PWM signal continues to be generated.

Fault condition control occurs before the output inverter, so PWM signals driven Low on fault are inverted if the channel is configured for inversion (therefore, the pin is driven High on a fault condition).

PWM Output Fault (PWMFAULT)

Base 0x4002.8000

Offset 0x010 Type R/W, reset 0x0000.0000




| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|-------|---|
| 31:2 | reserved | RO | 0x00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 1 | Fault1 | R/W | 0 | PWM1 Fault |
| | | | | When set, the PWM1 output signal is driven Low on a fault condition. |
| 0 | Fault0 | R/W | 0 | PWM0 Fault |

Register 6: PWM Interrupt Enable (PWMINTEN), offset 0x014

This register controls the global interrupt generation capabilities of the PWM module. The events that can cause an interrupt are the fault input and the individual interrupts from the PWM generator.

PWM Interrupt Enable (PWMINTEN)

Base 0x4002.8000 Offset 0x014 Type R/W, reset 0x0000.0000



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|-------|---|
| 31:17 | reserved | RO | 0x00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 16 | IntFault | R/W | 0 | Fault Interrupt Enable |
| | | | | When set, an interrupt occurs when the fault input is asserted. |
| 15:1 | reserved | RO | 0x00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 0 | IntPWM0 | R/W | 0 | PWM0 Interrupt Enable |

When set, an interrupt occurs when the PWM generator 0 block asserts an interrupt.


Register 7: PWM Raw Interrupt Status (PWMRIS), offset 0x018

This register provides the current set of interrupt sources that are asserted, regardless of whether they cause an interrupt to be asserted to the controller. The fault interrupt is latched on detection; it must be cleared through the **PWM Interrupt Status and Clear (PWMISC)** register (see page 477). The PWM generator interrupts simply reflect the status of the PWM generator; they are cleared via the interrupt status register in the PWM generator block. Bits set to 1 indicate the events that are active; zero bits indicate that the event in question is not active.

PWM Raw Interrupt Status (PWMRIS)

Base 0x4002.8000 Offset 0x018

Type RO, reset 0x0000.0000



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|-------|---|
| 31:17 | reserved | RO | 0x00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 16 | IntFault | RO | 0 | Fault Interrupt Asserted Indicates that the fault input is asserting. |
| 15:1 | reserved | RO | 0x00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 0 | IntPWM0 | RO | 0 | PWM0 Interrupt Asserted |


Register 8: PWM Interrupt Status and Clear (PWMISC), offset 0x01C

This register provides a summary of the interrupt status of the PWM generator block. A bit set to 1 indicates that the generator block is asserting an interrupt. The individual interrupt status registers must be consulted to determine the reason for the interrupt, and used to clear the interrupt. For the fault interrupt, a write of 1 to that bit position clears the latched interrupt status.

PWM Interrupt Status and Clear (PWMISC)

Base 0x4002.8000

Offset 0x01C Type R/W1C, reset 0x0000.0000



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|-------|-------|---|
| 31:17 | reserved | RO | 0x00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 16 | IntFault | R/W1C | 0 | Fault Interrupt Asserted Indicates that the fault input is asserting an interrupt. |
| 15:1 | reserved | RO | 0x00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 0 | IntPWM0 | RO | 0 | PWM0 Interrupt Status |

Indicates if the PWM generator 0 block is asserting an interrupt.


Register 9: PWM Status (PWMSTATUS), offset 0x020

This register provides the status of the FAULT input signal.

PWM Status (PWMSTATUS)

Base 0x4002.8000 Offset 0x020

Type RO, reset 0x0000.0000



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|-------|---|
| 31:1 | reserved | RO | 0x00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 0 | Fault | RO | 0 | Fault Interrupt Status |

When set, indicates the fault input is asserted.


Register 10: PWM0 Control (PWM0CTL), offset 0x040

This register configures the PWM signal generation block. The Register Update mode, Debug mode, Counting mode, and Block Enable mode are all controlled via this register. The block produces the PWM signals, which can be either two independent PWM signals (from the same counter), or a paired set of PWM signals with dead-band delays added.

The PWM0 block produces the PWM0 and PWM1 outputs.

PWM0 Control (PWM0CTL)

Base 0x4002.8000 Offset 0x040 Type R/W, reset 0x0000.0000



| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|-------|---|
| 31:6 | reserved | RO | 0x00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 5 | CmpBUpd | R/W | 0 | Comparator B Update Mode |
| | | | | Same as CmpAUpd but for the comparator B register. |
| 4 | CmpAUpd | R/W | 0 | Comparator A Update Mode |
| | | | | The Update mode for the comparator A register. When not set, updates to the register are reflected to the comparator the next time the counter is 0. When set, updates to the register are delayed until the next time the counter is 0 after a synchronous update has been requested through the PWM Master Control (PWMCTL) register (see page 470). |
| 3 | LoadUpd | R/W | 0 | Load Register Update Mode |
| | | | | The Update mode for the load register. When not set, updates to the register are reflected to the counter the next time the counter is 0. When set, updates to the register are delayed until the next time the counter is 0 after a synchronous update has been requested through the PWM Master Control (PWMCTL) register. |
| 2 | Debug | R/W | 0 | Debug Mode |
| | | | | The behavior of the counter in Debug mode. When not set, the counter stops running when it next reaches 0, and continues running again when no longer in Debug mode. When set, the counter always runs. |
| 1 | Mode | R/W | 0 | Counter Mode |
| | | | | The mode for the counter. When not set, the counter counts down from |

the load value to 0 and then wraps back to the load value (Count-Down mode). When set, the counter counts up from 0 to the load value, back

down to 0, and then repeats (Count-Up/Down mode).

| Bit/Field | Name | Туре | Reset | Description |
|-----------|--------|------|-------|--|
| 0 | Enable | R/W | 0 | PWM Block Enable |
| | | | | Master enable for the PWM generation block. When not set, the entire block is disabled and not clocked. When set, the block is enabled and produces PWM signals. |

Register 11: PWM0 Interrupt and Trigger Enable (PWM0INTEN), offset 0x044

This register controls the interrupt and ADC trigger generation capabilities of the PWM generator. The events that can cause an interrupt or an ADC trigger are:


- The counter being equal to the load register
- The counter being equal to zero
- The counter being equal to the comparator A register while counting up
- The counter being equal to the comparator A register while counting down
- The counter being equal to the comparator B register while counting up
- The counter being equal to the comparator B register while counting down

Any combination of these events can generate either an interrupt, or an ADC trigger; though no determination can be made as to the actual event that caused an ADC trigger if more than one is specified.

PWM0 Interrupt and Trigger Enable (PWM0INTEN)

Base 0x4002.8000 Offset 0x044

Type R/W, reset 0x0000.0000



| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|-------|---|
| 31:14 | reserved | RO | 0x00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 13 | TrCmpBD | R/W | 0 | Trigger for Counter=Comparator B Down |
| | | | | Value Description |
| | | | | An ADC trigger pulse is output when the counter matches the value in the PWMnCMPB register value while counting down. |
| | | | | 0 No ADC trigger is output. |
| 12 | TrCmpBU | R/W | 0 | Trigger for Counter=Comparator B Up |
| | | | | Value Description |

- An ADC trigger pulse is output when the counter matches the value in the PWMnCMPB register value while counting up.
- 0 No ADC trigger is output.

| Bit/Field | Name | Туре | Reset | Description |
|-----------|-----------|------|-------|---|
| 11 | TrCmpAD | R/W | 0 | Trigger for Counter=Comparator A Down |
| | | | | Value Description |
| | | | | An ADC trigger pulse is output when the counter matches the value in the PWMnCMPA register value while counting down. |
| | | | | 0 No ADC trigger is output. |
| 10 | TrCmpAU | R/W | 0 | Trigger for Counter=Comparator A Up |
| | | | | Value Description |
| | | | | An ADC trigger pulse is output when the counter matches the value in the PWMnCMPA register value while counting up. |
| | | | | 0 No ADC trigger is output. |
| 9 | TrCntLoad | R/W | 0 | Trigger for Counter=Load |
| | | | | Value Description |
| | | | | 1 An ADC trigger pulse is output when the counter matches the PWMnLOAD register. |
| | | | | 0 No ADC trigger is output. |
| 8 | TrCntZero | R/W | 0 | Trigger for Counter=0 |
| | | | | Value Description |
| | | | | 1 An ADC trigger pulse is output when the counter is 0. |
| | | | | 0 No ADC trigger is output. |
| 7:6 | reserved | RO | 0x0 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 5 | IntCmpBD | R/W | 0 | Interrupt for Counter=Comparator B Down |
| | | | | Value Description |
| | | | | A raw interrupt occurs when the counter matches the value in the PWMnCMPB register value while counting down. |
| | | | | 0 No interrupt. |
| 4 | IntCmpBU | R/W | 0 | Interrupt for Counter=Comparator B Up |
| | | | | Value Description |
| | | | | A raw interrupt occurs when the counter matches the value in the PWMnCMPB register value while counting up. |
| | | | | 0 No interrupt. |

| Bit/Field | Name | Туре | Reset | Description |
|-----------|------------|------|-------|---|
| 3 | IntCmpAD | R/W | 0 | Interrupt for Counter=Comparator A Down |
| | | | | Value Description |
| | | | | A raw interrupt occurs when the counter matches the value in the PWMnCMPA register value while counting down. |
| | | | | 0 No interrupt. |
| 2 | IntCmpAU | R/W | 0 | Interrupt for Counter=Comparator A Up |
| | | | | Value Description |
| | | | | A raw interrupt occurs when the counter matches the value in the PWMnCMPA register value while counting up. |
| | | | | 0 No interrupt. |
| 1 | IntCntLoad | R/W | 0 | Interrupt for Counter=Load |
| | | | | Value Description |
| | | | | A raw interrupt occurs when the counter matches the value in the PWMnLOAD register value. |
| | | | | 0 No interrupt. |
| 0 | IntCntZero | R/W | 0 | Interrupt for Counter=0 |
| | | | | Value Description |
| | | | | 1 A raw interrupt occurs when the counter is zero. |
| | | | | 0 No interrupt. |


Register 12: PWM0 Raw Interrupt Status (PWM0RIS), offset 0x048

This register provides the current set of interrupt sources that are asserted, regardless of whether they cause an interrupt to be asserted to the controller. Bits set to 1 indicate the latched events that have occurred; bits set to 0 indicate that the event in question has not occurred.

PWM0 Raw Interrupt Status (PWM0RIS)

Base 0x4002.8000

Offset 0x048 Type RO, reset 0x0000.0000



| Bit/Field | Name | Type | Reset | Description |
|-----------|------------|------|-------|---|
| 31:6 | reserved | RO | 0x00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 5 | IntCmpBD | RO | 0 | Comparator B Down Interrupt Status |
| | | | | Indicates that the counter has matched the comparator B value while counting down. |
| 4 | IntCmpBU | RO | 0 | Comparator B Up Interrupt Status |
| | | | | Indicates that the counter has matched the comparator B value while counting up. |
| 3 | IntCmpAD | RO | 0 | Comparator A Down Interrupt Status |
| | | | | Indicates that the counter has matched the comparator A value while counting down. |
| 2 | IntCmpAU | RO | 0 | Comparator A Up Interrupt Status |
| | | | | Indicates that the counter has matched the comparator A value while counting up. |
| 1 | IntCntLoad | RO | 0 | Counter=Load Interrupt Status |
| | | | | Indicates that the counter has matched the PWMnLOAD register. |
| 0 | IntCntZero | RO | 0 | Counter=0 Interrupt Status |
| | | | | Indicates that the counter has matched 0. |


Register 13: PWM0 Interrupt Status and Clear (PWM0ISC), offset 0x04C

This register provides the current set of interrupt sources that are asserted to the controller. Bits set to 1 indicate the latched events that have occurred; bits set to 0 indicate that the event in question has not occurred. These are R/W1C registers; writing a 1 to a bit position clears the corresponding interrupt reason.

PWM0 Interrupt Status and Clear (PWM0ISC)

Base 0x4002.8000

Offset 0x04C Type R/W1C, reset 0x0000.0000



| Bit/Field | Name | Type | Reset | Description |
|-----------|------------|-------|-------|---|
| 31:6 | reserved | RO | 0x00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 5 | IntCmpBD | R/W1C | 0 | Comparator B Down Interrupt |
| | | | | Indicates that the counter has matched the comparator B value while counting down. |
| 4 | IntCmpBU | R/W1C | 0 | Comparator B Up Interrupt |
| | | | | Indicates that the counter has matched the comparator B value while counting up. |
| 3 | IntCmpAD | R/W1C | 0 | Comparator A Down Interrupt |
| | | | | Indicates that the counter has matched the comparator A value while counting down. |
| 2 | IntCmpAU | R/W1C | 0 | Comparator A Up Interrupt |
| | | | | Indicates that the counter has matched the comparator A value while counting up. |
| 1 | IntCntLoad | R/W1C | 0 | Counter=Load Interrupt |
| | | | | Indicates that the counter has matched the PWMnLOAD register. |
| 0 | IntCntZero | R/W1C | 0 | Counter=0 Interrupt |
| | | | | Indicates that the counter has matched 0. |

Register 14: PWM0 Load (PWM0LOAD), offset 0x050


This register contains the load value for the PWM counter. Based on the counter mode, either this value is loaded into the counter after it reaches zero, or it is the limit of up-counting after which the counter decrements back to zero.

If the Load Value Update mode is immediate, this value is used the next time the counter reaches zero; if the mode is synchronous, it is used the next time the counter reaches zero after a synchronous update has been requested through the **PWM Master Control (PWMCTL)** register (see page 470). If this register is re-written before the actual update occurs, the previous value is never used and is lost.

PWM0 Load (PWM0LOAD)

Base 0x4002.8000 Offset 0x050

Type R/W, reset 0x0000.0000



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|-------|---|
| 31:16 | reserved | RO | 0x00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 15:0 | Load | R/W | 0 | Counter Load Value |

The counter load value.


Register 15: PWM0 Counter (PWM0COUNT), offset 0x054

This register contains the current value of the PWM counter. When this value matches the load register, a pulse is output; this can drive the generation of a PWM signal (via the **PWMnGENA/PWMnGENB** registers, see page 490 and page 493) or drive an interrupt or ADC trigger (via the **PWMnINTEN** register, see page 481). A pulse with the same capabilities is generated when this value is zero.

PWM0 Counter (PWM0COUNT)

Base 0x4002.8000 Offset 0x054

Type RO, reset 0x0000.0000



| 31:16 | reserved | RO | 0x00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
|-------|----------|----|------|---|
| 15:0 | Count | RO | 0x00 | Counter Value |

The current value of the counter.

Register 16: PWM0 Compare A (PWM0CMPA), offset 0x058


This register contains a value to be compared against the counter. When this value matches the counter, a pulse is output; this can drive the generation of a PWM signal (via the **PWMnGENA/PWMnGENB** registers) or drive an interrupt or ADC trigger (via the **PWMnINTEN** register). If the value of this register is greater than the **PWMnLOAD** register (see page 486), then no pulse is ever output.

If the comparator A update mode is immediate (based on the CmpAUpd bit in the **PWMnCTL** register), this 16-bit CompA value is used the next time the counter reaches zero. If the update mode is synchronous, it is used the next time the counter reaches zero after a synchronous update has been requested through the **PWM Master Control (PWMCTL)** register (see page 470). If this register is rewritten before the actual update occurs, the previous value is never used and is lost.

PWM0 Compare A (PWM0CMPA)

Base 0x4002.8000 Offset 0x058

Type R/W, reset 0x0000.0000



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|-------|---|
| 31:16 | reserved | RO | 0x00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 15:0 | CompA | R/W | 0x00 | Comparator A Value |

The value to be compared against the counter.

Register 17: PWM0 Compare B (PWM0CMPB), offset 0x05C


This register contains a value to be compared against the counter. When this value matches the counter, a pulse is output; this can drive the generation of a PWM signal (via the **PWMnGENA/PWMnGENB** registers) or drive an interrupt or ADC trigger (via the **PWMnINTEN** register). If the value of this register is greater than the **PWMnLOAD** register, no pulse is ever output.

If the comparator B update mode is immediate (based on the <code>CmpBUpd</code> bit in the <code>PWMnCTL</code> register), this 16-bit <code>CompB</code> value is used the next time the counter reaches zero. If the update mode is synchronous, it is used the next time the counter reaches zero after a synchronous update has been requested through the <code>PWM Master Control</code> (<code>PWMCTL</code>) register (see page 470). If this register is rewritten before the actual update occurs, the previous value is never used and is lost.

PWM0 Compare B (PWM0CMPB)

Base 0x4002.8000 Offset 0x05C

Type R/W, reset 0x0000.0000



| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|-------|---|
| 31:16 | reserved | RO | 0x00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 15:0 | CompB | R/W | 0x00 | Comparator B Value |

The value to be compared against the counter.

Register 18: PWM0 Generator A Control (PWM0GENA), offset 0x060

This register controls the generation of the PWMnA signal based on the load and zero output pulses from the counter, as well as the compare A and compare B pulses from the comparators. When the counter is running in Count-Down mode, only four of these events occur; when running in Count-Up/Down mode, all six occur. These events provide great flexibility in the positioning and duty cycle of the PWM signal that is produced.


The **PWM0GENA** register controls generation of the PWM0A signal.

If a zero or load event coincides with a compare A or compare B event, the zero or load action is taken and the compare A or compare B action is ignored. If a compare A event coincides with a compare B event, the compare A action is taken and the compare B action is ignored.

PWM0 Generator A Control (PWM0GENA)

Base 0x4002.8000 Offset 0x060

Type R/W, reset 0x0000.0000



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|-------|---|
| 31:12 | reserved | RO | 0x00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 11:10 | ActCmpBD | R/W | 0x0 | Action for Comparator B Down |

The action to be taken when the counter matches comparator B while counting down.

The table below defines the effect of the event on the output signal.

Value Description

0x0 Do nothing.

0x1 Invert the output signal.

0x2 Set the output signal to 0.

0x3 Set the output signal to 1.

| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|-------|--|
| 9:8 | ActCmpBU | R/W | 0x0 | Action for Comparator B Up |
| | | | | The action to be taken when the counter matches comparator B while counting up. Occurs only when the Mode bit in the PWMnCTL register (see page 479) is set to 1. |
| | | | | The table below defines the effect of the event on the output signal. |
| | | | | Value Description |
| | | | | 0x0 Do nothing. |
| | | | | 0x1 Invert the output signal. |
| | | | | 0x2 Set the output signal to 0. |
| | | | | 0x3 Set the output signal to 1. |
| 7:6 | ActCmpAD | R/W | 0x0 | Action for Comparator A Down |
| | | | | The action to be taken when the counter matches comparator A while counting down. |
| | | | | The table below defines the effect of the event on the output signal. |
| | | | | Value Description |
| | | | | 0x0 Do nothing. |
| | | | | 0x1 Invert the output signal. |
| | | | | 0x2 Set the output signal to 0. |
| | | | | 0x3 Set the output signal to 1. |
| 5:4 | ActCmpAU | R/W | 0x0 | Action for Comparator A Up |
| | | | | The action to be taken when the counter matches comparator A while counting up. Occurs only when the Mode bit in the PWMnCTL register is set to 1. |
| | | | | The table below defines the effect of the event on the output signal. |
| | | | | Value Description |
| | | | | 0x0 Do nothing. |
| | | | | 0x1 Invert the output signal. |
| | | | | 0x2 Set the output signal to 0. |
| | | | | 0x3 Set the output signal to 1. |
| 3:2 | ActLoad | R/W | 0x0 | Action for Counter=Load |
| | | | | The action to be taken when the counter matches the load value. |
| | | | | The table below defines the effect of the event on the output signal. |
| | | | | Value Description |
| | | | | 0x0 Do nothing. |
| | | | | 0x1 Invert the output signal. |
| | | | | 0x2 Set the output signal to 0. |
| | | | | 0x3 Set the output signal to 1. |

| Bit/Field | Name | Type | Reset | Description |
|-----------|---------|------|-------|---|
| 1:0 | ActZero | R/W | 0x0 | Action for Counter=0 |
| | | | | The action to be taken when the counter is zero. |
| | | | | The table below defines the effect of the event on the output signal. |
| | | | | Value Description |
| | | | | 0x0 Do nothing. |
| | | | | 0x1 Invert the output signal. |
| | | | | 0x2 Set the output signal to 0. |
| | | | | 0x3 Set the output signal to 1. |

Register 19: PWM0 Generator B Control (PWM0GENB), offset 0x064

This register controls the generation of the PWMnB signal based on the load and zero output pulses from the counter, as well as the compare A and compare B pulses from the comparators. When the counter is running in Down mode, only four of these events occur; when running in Up/Down mode, all six occur. These events provide great flexibility in the positioning and duty cycle of the PWM signal that is produced.


The **PWM0GENB** register controls generation of the PWM0B signal.

If a zero or load event coincides with a compare A or compare B event, the zero or load action is taken and the compare A or compare B action is ignored. If a compare A event coincides with a compare B event, the compare B action is taken and the compare A action is ignored.

PWM0 Generator B Control (PWM0GENB)

Base 0x4002.8000 Offset 0x064

Type R/W, reset 0x0000.0000



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|-------|---|
| 31:12 | reserved | RO | 0x00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 11:10 | ActCmpBD | R/W | 0x0 | Action for Comparator B Down |

The action to be taken when the counter matches comparator B while counting down.

The table below defines the effect of the event on the output signal.

Value Description

0x0 Do nothing.

0x1 Invert the output signal.

0x2 Set the output signal to 0.

0x3 Set the output signal to 1.

| Bit/Field | Name | Туре | Reset | Description |
|-----------|----------|------|-------|--|
| 9:8 | ActCmpBU | R/W | 0x0 | Action for Comparator B Up |
| | | | | The action to be taken when the counter matches comparator B while counting up. Occurs only when the <code>Mode</code> bit in the PWMnCTL register is set to 1. |
| | | | | The table below defines the effect of the event on the output signal. |
| | | | | Value Description |
| | | | | 0x0 Do nothing. |
| | | | | 0x1 Invert the output signal. |
| | | | | 0x2 Set the output signal to 0. |
| | | | | 0x3 Set the output signal to 1. |
| 7:6 | ActCmpAD | R/W | 0x0 | Action for Comparator A Down |
| | | | | The action to be taken when the counter matches comparator A while counting down. |
| | | | | The table below defines the effect of the event on the output signal. |
| | | | | Value Description |
| | | | | 0x0 Do nothing. |
| | | | | 0x1 Invert the output signal. |
| | | | | 0x2 Set the output signal to 0. |
| | | | | 0x3 Set the output signal to 1. |
| 5:4 | ActCmpAU | R/W | 0x0 | Action for Comparator A Up |
| | | | | The action to be taken when the counter matches comparator A while counting up. Occurs only when the Mode bit in the PWMnCTL register is set to 1. |
| | | | | The table below defines the effect of the event on the output signal. |
| | | | | Value Description |
| | | | | 0x0 Do nothing. |
| | | | | 0x1 Invert the output signal. |
| | | | | 0x2 Set the output signal to 0. |
| | | | | 0x3 Set the output signal to 1. |
| 3:2 | ActLoad | R/W | 0x0 | Action for Counter=Load |
| | | | | The action to be taken when the counter matches the load value. |
| | | | | The table below defines the effect of the event on the output signal. |
| | | | | Value Description |
| | | | | 0x0 Do nothing. |
| | | | | 0x1 Invert the output signal. |
| | | | | 0x2 Set the output signal to 0. |
| | | | | 0x3 Set the output signal to 1. |

| Bit/Field | Name | Type | Reset | Description |
|-----------|---------|------|-------|---|
| 1:0 | ActZero | R/W | 0x0 | Action for Counter=0 |
| | | | | The action to be taken when the counter is 0. |
| | | | | The table below defines the effect of the event on the output signal. |
| | | | | Value Description |
| | | | | 0x0 Do nothing. |
| | | | | 0x1 Invert the output signal. |
| | | | | 0x2 Set the output signal to 0. |
| | | | | 0x3 Set the output signal to 1. |


Register 20: PWM0 Dead-Band Control (PWM0DBCTL), offset 0x068

The **PWM0DBCTL** register controls the dead-band generator, which produces the PWM0 and PWM1 signals based on the PWM0A and PWM0B signals. When disabled, the PWM0A signal passes through to the PWM0 signal and the PWM0B signal passes through to the PWM1 signal. When enabled and inverting the resulting waveform, the PWM0B signal is ignored; the PWM0 signal is generated by delaying the rising edge(s) of the PWM0A signal by the value in the **PWM0DBRISE** register (see page 497), and the PWM1 signal is generated by delaying the falling edge(s) of the PWM0A signal by the value in the **PWM0DBFALL** register (see page 498).

PWM0 Dead-Band Control (PWM0DBCTL)

Base 0x4002.8000 Offset 0x068

Type R/W, reset 0x0000.0000



| Bit/Field | Name | Type | Reset | Description |
|-----------|----------|------|-------|---|
| 31:1 | reserved | RO | 0x00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 0 | Enable | R/W | 0 | Dead-Band Generator Enable |

When set, the dead-band generator inserts dead bands into the output signals; when clear, it simply passes the PWM signals through.


Register 21: PWM0 Dead-Band Rising-Edge Delay (PWM0DBRISE), offset 0x06C

The **PWM0DBRISE** register contains the number of clock ticks to delay the rising edge of the PWM0A signal when generating the PWM0 signal. If the dead-band generator is disabled through the **PWMnDBCTL** register, the **PWM0DBRISE** register is ignored. If the value of this register is larger than the width of a High pulse on the input PWM signal, the rising-edge delay consumes the entire High time of the signal, resulting in no High time on the output. Care must be taken to ensure that the input High time always exceeds the rising-edge delay.

PWM0 Dead-Band Rising-Edge Delay (PWM0DBRISE)

Base 0x4002.8000 Offset 0x06C

Type R/W, reset 0x0000.0000



| Bit/Field | Name | Type | Reset | Description |
|-----------|-----------|------|-------|---|
| 31:12 | reserved | RO | 0x00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 11:0 | RiseDelay | R/W | 0 | Dead-Band Rise Delay |

The number of clock ticks to delay the rising edge.


Register 22: PWM0 Dead-Band Falling-Edge-Delay (PWM0DBFALL), offset 0x070

The **PWM0DBFALL** register contains the number of clock ticks to delay the falling edge of the PWM0A signal when generating the PWM1 signal. If the dead-band generator is disabled, this register is ignored. If the value of this register is larger than the width of a Low pulse on the input PWM signal, the falling-edge delay consumes the entire Low time of the signal, resulting in no Low time on the output. Care must be taken to ensure that the input Low time always exceeds the falling-edge delay.

PWM0 Dead-Band Falling-Edge-Delay (PWM0DBFALL)

Base 0x4002.8000 Offset 0x070

Type R/W, reset 0x0000.0000



| Bit/Field | Name | Type | Reset | Description |
|-----------|-----------|------|-------|---|
| 31:12 | reserved | RO | 0x00 | Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. |
| 11:0 | FallDelay | R/W | 0x00 | Dead-Band Fall Delay |

The number of clock ticks to delay the falling edge.

18 Pin Diagram

The LM3S2412 microcontroller pin diagrams are shown below.

Figure 18-1. 100-Pin LQFP Package Pin Diagram




Figure 18-2. 108-Ball BGA Package Pin Diagram (Top View)

| | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | |
|---|---------------|---------------|-------------|----------------|---------------|-------------|------------|-------------|---------------------|-------------------|----------------|----------------|---|
| Α | ADC1 | NC | (NC) | NC | GNDA | PB4 C0- | PB6 C0+ | PB7 TRST | PC0 TCK SWCLK | PC3 TDO SWO | PEO | PE3 | Α |
| В | ADC0 | NC | ADC2 | NC | GNDA | GND | PB5 C1- | PC2 TDI | PC1 TMS SWDIO | CMOD1 | PE2 | PE1 | В |
| С | NC NC | NC | VDD25 | GND | GND | VDDA | VDDA | PH1 | РНО | NC | PB2 I2COSCL | PB3 I2COSDA | С |
| D | NC (| NC | VDD25 | | | | | | | РН3 | PH2 | PB1 CCP2 | D |
| Е | PD4 | PD5 | LDO | | | | | | | VDD33 | CMOD0 | PB0 CCP0 | E |
| F | PD7 C0o | PD6 Fault | VDD25 | | | | | | | GND | GND | GND | F |
| G | PD0 CANORX | PD1 CANOTx | VDD25 | | | LM3 | S2412 | | | VDD33 | VDD33 | VDD33 | G |
| Н | PD3 U1Tx | PD2 U1Rx | GND | | | | | | | VDD33 | RST | PF1 PWM1 | Н |
| J | NC (| NC | GND | | | | | | | GND | PF2 | PF3 | J |
| K | PG0 | PG1 | NC NC | PF7 | GND | GND | VDD33 | VDD33 | VDD33 | GND | NC | NC | K |
| L | PC4 | PC7 | PA0 U0Rx | PA3 SSI0Fss | PA4 SSIORX | PA6 CCP1 | NC | PF5 | PF4 | GND | OSC0 | VDD | L |
| М | PC5 C1+ | PC6 CCP3 | PA1 UOTx | PA2 SSIOC1k | PA5 SSIOTx | NC | NC | PF6 | PF0 PWM0 | NC | OSC1 | NC | M |
| | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | |

19 Signal Tables

The following tables list the signals available for each pin. Functionality is enabled by software with the **GPIOAFSEL** register.

Important: All multiplexed pins are GPIOs by default, with the exception of the five JTAG pins (PB7 and PC[3:0]) which default to the JTAG functionality.

Table 19-1 on page 501 shows the pin-to-signal-name mapping, including functional characteristics of the signals. Table 19-2 on page 505 lists the signals in alphabetical order by signal name.

Table 19-3 on page 508 groups the signals by functionality, except for GPIOs. Table 19-4 on page 511 lists the GPIO pins and their alternate functionality.

19.1 100-Pin LQFP Package Pin Tables

Table 19-1. Signals by Pin Number

| Pin Number | Pin Name | Pin Type | Buffer Type ^a | Description |
|------------|----------|----------|--------------------------|---|
| 1 | ADC0 | I | Analog | Analog-to-digital converter input 0. |
| 2 | ADC1 | I | Analog | Analog-to-digital converter input 1. |
| 3 | VDDA | - | Power | The positive supply (3.3 V) for the analog circuits (ADC, Analog Comparators, etc.). These are separated from VDD to minimize the electrical noise contained on VDD from affecting the analog functions. VDDA pins must be connected to 3.3 V, regardless of system implementation. |
| 4 | GNDA | - | Power | The ground reference for the analog circuits (ADC, Analog Comparators, etc.). These are separated from GND to minimize the electrical noise contained on VDD from affecting the analog functions. |
| 5 | ADC2 | I | Analog | Analog-to-digital converter input 2. |
| 6 | NC | - | - | No connect. Leave the pin electrically unconnected/isolated. |
| 7 | LDO | - | Power | Low drop-out regulator output voltage. This pin requires an external capacitor between the pin and GND of 1 μF or greater. When the on-chip LDO is used to provide power to the logic, the $_{\text{LDO}}$ pin must also be connected to the $_{\text{VDD25}}$ pins at the board level in addition to the decoupling capacitor(s). |
| 8 | VDD | - | Power | Positive supply for I/O and some logic. |
| 9 | GND | - | Power | Ground reference for logic and I/O pins. |
| 10 | PD0 | I/O | TTL | GPIO port D bit 0. |
| | CAN0Rx | I | TTL | CAN module 0 receive. |
| 11 | PD1 | I/O | TTL | GPIO port D bit 1. |
| | CAN0Tx | 0 | TTL | CAN module 0 transmit. |
| 12 | PD2 | I/O | TTL | GPIO port D bit 2. |
| | UlRx | 1 | TTL | UART module 1 receive. When in IrDA mode, this signal has IrDA modulation. |
| 13 | PD3 | I/O | TTL | GPIO port D bit 3. |
| | UlTx | 0 | TTL | UART module 1 transmit. When in IrDA mode, this signal has IrDA modulation. |
| 14 | VDD25 | - | Power | Positive supply for most of the logic function, including the processor core and most peripherals. |

Table 19-1. Signals by Pin Number (continued)

| Pin Number | Pin Name | Pin Type | Buffer Type ^a | Description |
|------------|----------|----------|--------------------------|--|
| 15 | GND | - | Power | Ground reference for logic and I/O pins. |
| 16 | NC | - | - | No connect. Leave the pin electrically unconnected/isolated. |
| 17 | NC | - | - | No connect. Leave the pin electrically unconnected/isolated. |
| 18 | PG1 | I/O | TTL | GPIO port G bit 1. |
| 19 | PG0 | I/O | TTL | GPIO port G bit 0. |
| 20 | VDD | - | Power | Positive supply for I/O and some logic. |
| 21 | GND | - | Power | Ground reference for logic and I/O pins. |
| 22 | PC7 | I/O | TTL | GPIO port C bit 7. |
| 23 | PC6 | I/O | TTL | GPIO port C bit 6. |
| - | CCP3 | I/O | TTL | Capture/Compare/PWM 3. |
| 24 | PC5 | I/O | TTL | GPIO port C bit 5. |
| | C1+ | I | Analog | Analog comparator 1 positive input. |
| 25 | PC4 | I/O | TTL | GPIO port C bit 4. |
| 26 | PA0 | I/O | TTL | GPIO port A bit 0. |
| | U0Rx | I | TTL | UART module 0 receive. When in IrDA mode, this signal has IrDA modulation. |
| 27 | PA1 | I/O | TTL | GPIO port A bit 1. |
| | UOTx | 0 | TTL | UART module 0 transmit. When in IrDA mode, this signal has IrDA modulation. |
| 28 | PA2 | I/O | TTL | GPIO port A bit 2. |
| | SSI0Clk | I/O | TTL | SSI module 0 clock. |
| 29 | PA3 | I/O | TTL | GPIO port A bit 3. |
| | SSI0Fss | I/O | TTL | SSI module 0 frame. |
| 30 | PA4 | I/O | TTL | GPIO port A bit 4. |
| | SSI0Rx | I | TTL | SSI module 0 receive. |
| 31 | PA5 | I/O | TTL | GPIO port A bit 5. |
| | SSIOTx | 0 | TTL | SSI module 0 transmit. |
| 32 | VDD | - | Power | Positive supply for I/O and some logic. |
| 33 | GND | - | Power | Ground reference for logic and I/O pins. |
| 34 | PA6 | I/O | TTL | GPIO port A bit 6. |
| | CCP1 | I/O | TTL | Capture/Compare/PWM 1. |
| 35 | NC | - | - | No connect. Leave the pin electrically unconnected/isolated. |
| 36 | NC | - | - | No connect. Leave the pin electrically unconnected/isolated. |
| 37 | NC | - | - | No connect. Leave the pin electrically unconnected/isolated. |
| 38 | VDD25 | - | Power | Positive supply for most of the logic function, including the processor core and most peripherals. |
| 39 | GND | - | Power | Ground reference for logic and I/O pins. |
| 40 | NC | - | - | No connect. Leave the pin electrically unconnected/isolated. |
| 41 | NC | - | - | No connect. Leave the pin electrically unconnected/isolated. |
| 42 | PF7 | I/O | TTL | GPIO port F bit 7. |
| 43 | PF6 | I/O | TTL | GPIO port F bit 6. |
| 44 | VDD | - | Power | Positive supply for I/O and some logic. |

Table 19-1. Signals by Pin Number (continued)

| Pin Number | Pin Name | Pin Type | Buffer Type ^a | Description |
|------------|----------|----------|--------------------------|--|
| 45 | GND | - | Power | Ground reference for logic and I/O pins. |
| 46 | PF5 | I/O | TTL | GPIO port F bit 5. |
| 47 | PF0 | I/O | TTL | GPIO port F bit 0. |
| | PWM0 | 0 | TTL | PWM 0. This signal is controlled by PWM Generator 0. |
| 48 | OSC0 | I | Analog | Main oscillator crystal input or an external clock reference input. |
| 49 | OSC1 | 0 | Analog | Main oscillator crystal output. Leave unconnected when using a single-ended clock source. |
| 50 | NC | - | - | No connect. Leave the pin electrically unconnected/isolated. |
| 51 | NC | - | - | No connect. Leave the pin electrically unconnected/isolated. |
| 52 | NC | - | - | No connect. Leave the pin electrically unconnected/isolated. |
| 53 | NC | - | - | No connect. Leave the pin electrically unconnected/isolated. |
| 54 | GND | - | Power | Ground reference for logic and I/O pins. |
| 55 | VDD | - | Power | Positive supply for I/O and some logic. |
| 56 | VDD | - | Power | Positive supply for I/O and some logic. |
| 57 | GND | - | Power | Ground reference for logic and I/O pins. |
| 58 | PF4 | I/O | TTL | GPIO port F bit 4. |
| 59 | PF3 | I/O | TTL | GPIO port F bit 3. |
| 60 | PF2 | I/O | TTL | GPIO port F bit 2. |
| 61 | PF1 | I/O | TTL | GPIO port F bit 1. |
| | PWM1 | 0 | TTL | PWM 1. This signal is controlled by PWM Generator 0. |
| 62 | VDD25 | - | Power | Positive supply for most of the logic function, including the processor core and most peripherals. |
| 63 | GND | - | Power | Ground reference for logic and I/O pins. |
| 64 | RST | I | TTL | System reset input. |
| 65 | CMOD0 | I | TTL | CPU Mode bit 0. Input must be set to logic 0 (grounded); other encodings reserved. |
| 66 | PB0 | I/O | TTL | GPIO port B bit 0. |
| | CCP0 | I/O | TTL | Capture/Compare/PWM 0. |
| 67 | PB1 | I/O | TTL | GPIO port B bit 1. |
| | CCP2 | I/O | TTL | Capture/Compare/PWM 2. |
| 68 | VDD | - | Power | Positive supply for I/O and some logic. |
| 69 | GND | - | Power | Ground reference for logic and I/O pins. |
| 70 | PB2 | I/O | TTL | GPIO port B bit 2. |
| | I2C0SCL | I/O | OD | I ² C module 0 clock. |
| 71 | PB3 | I/O | TTL | GPIO port B bit 3. |
| | I2C0SDA | I/O | OD | I ² C module 0 data. |
| 72 | PE0 | I/O | TTL | GPIO port E bit 0. |
| 73 | PE1 | I/O | TTL | GPIO port E bit 1. |
| 74 | PE2 | I/O | TTL | GPIO port E bit 2. |
| 75 | PE3 | I/O | TTL | GPIO port E bit 3. |
| 76 | CMOD1 | I | TTL | CPU Mode bit 1. Input must be set to logic 0 (grounded); other encodings reserved. |

Table 19-1. Signals by Pin Number (continued)

| Pin Number | Pin Name | Pin Type | Buffer Type ^a | Description |
|------------|----------|----------|--------------------------|---|
| 77 | PC3 | I/O | TTL | GPIO port C bit 3. |
| '' | SWO | 0 | TTL | JTAG TDO and SWO. |
| | TDO | 0 | TTL | JTAG TDO and SWO. |
| 78 | PC2 | I/O | TTL | GPIO port C bit 2. |
| ' | TDI | I | TTL | JTAG TDI. |
| 79 | PC1 | I/O | TTL | GPIO port C bit 1. |
| ' | SWDIO | I/O | TTL | JTAG TMS and SWDIO. |
| | TMS | I/O | TTL | JTAG TMS and SWDIO. |
| 80 | PC0 | I/O | TTL | GPIO port C bit 0. |
| | SWCLK | I | TTL | JTAG/SWD CLK. |
| | TCK | i | TTL | JTAG/SWD CLK. |
| 81 | VDD | - | Power | Positive supply for I/O and some logic. |
| 82 | GND | _ | Power | Ground reference for logic and I/O pins. |
| 83 | PH3 | I/O | TTL | GPIO port H bit 3. |
| 84 | PH2 | 1/0 | TTL | GPIO port H bit 2. |
| 85 | PH1 | I/O | TTL | GPIO port H bit 1. |
| 86 | PH0 | 1/0 | TTL | GPIO port H bit 0. |
| 87 | GND | - | Power | Ground reference for logic and I/O pins. |
| 88 | | - | Power | Positive supply for most of the logic function, including the |
| 00 | VDD25 | - | Fower | processor core and most peripherals. |
| 89 | PB7 | I/O | TTL | GPIO port B bit 7. |
| | TRST | I | TTL | JTAG TRST. |
| 90 | РВб | I/O | TTL | GPIO port B bit 6. |
| | C0+ | I | Analog | Analog comparator 0 positive input. |
| 91 | PB5 | I/O | TTL | GPIO port B bit 5. |
| | C1- | I | Analog | Analog comparator 1 negative input. |
| 92 | PB4 | I/O | TTL | GPIO port B bit 4. |
| | C0- | I | Analog | Analog comparator 0 negative input. |
| 93 | VDD | - | Power | Positive supply for I/O and some logic. |
| 94 | GND | - | Power | Ground reference for logic and I/O pins. |
| 95 | PD4 | I/O | TTL | GPIO port D bit 4. |
| 96 | PD5 | I/O | TTL | GPIO port D bit 5. |
| 97 | GNDA | - | Power | The ground reference for the analog circuits (ADC, Analog Comparators, etc.). These are separated from GND to minimize the electrical noise contained on VDD from affecting the analog functions. |
| 98 | VDDA | - | Power | The positive supply (3.3 V) for the analog circuits (ADC, Analog Comparators, etc.). These are separated from VDD to minimize the electrical noise contained on VDD from affecting the analog functions. VDDA pins must be connected to 3.3 V, regardless of system implementation. |
| 99 | PD6 | I/O | TTL | GPIO port D bit 6. |
| | Fault | I | TTL | PWM Fault. |

Table 19-1. Signals by Pin Number (continued)

| Pin Number | Pin Name | Pin Type | Buffer Type ^a | Description |
|------------|----------|----------|--------------------------|-----------------------------|
| 100 | PD7 | I/O | TTL | GPIO port D bit 7. |
| | C0o | 0 | TTL | Analog comparator 0 output. |

a. The TTL designation indicates the pin has TTL-compatible voltage levels.

Table 19-2. Signals by Signal Name

| Pin Name | Pin Number | Pin Type | Buffer Type ^a | Description |
|----------|---|----------|--------------------------|---|
| ADC0 | 1 | I | Analog | Analog-to-digital converter input 0. |
| ADC1 | 2 | I | Analog | Analog-to-digital converter input 1. |
| ADC2 | 5 | Į | Analog | Analog-to-digital converter input 2. |
| C0+ | 90 | I | Analog | Analog comparator 0 positive input. |
| C0- | 92 | I | Analog | Analog comparator 0 negative input. |
| C0o | 100 | 0 | TTL | Analog comparator 0 output. |
| C1+ | 24 | I | Analog | Analog comparator 1 positive input. |
| C1- | 91 | I | Analog | Analog comparator 1 negative input. |
| CAN0Rx | 10 | I | TTL | CAN module 0 receive. |
| CAN0Tx | 11 | 0 | TTL | CAN module 0 transmit. |
| CCP0 | 66 | I/O | TTL | Capture/Compare/PWM 0. |
| CCP1 | 34 | I/O | TTL | Capture/Compare/PWM 1. |
| CCP2 | 67 | I/O | TTL | Capture/Compare/PWM 2. |
| CCP3 | 23 | I/O | TTL | Capture/Compare/PWM 3. |
| CMOD0 | 65 | I | TTL | CPU Mode bit 0. Input must be set to logic 0 (grounded); other encodings reserved. |
| CMOD1 | 76 | I | TTL | CPU Mode bit 1. Input must be set to logic 0 (grounded); other encodings reserved. |
| Fault | 99 | I | TTL | PWM Fault. |
| GND | 9 15 21 33 39 45 54 57 63 69 82 87 94 | - | Power | Ground reference for logic and I/O pins. |
| GNDA | 4 97 | - | Power | The ground reference for the analog circuits (ADC, Analog Comparators, etc.). These are separated from GND to minimize the electrical noise contained on VDD from affecting the analog functions. |
| I2C0SCL | 70 | I/O | OD | I ² C module 0 clock. |
| I2C0SDA | 71 | I/O | OD | I ² C module 0 data. |

Table 19-2. Signals by Signal Name (continued)

| Pin Name | Pin Number | Pin Type | Buffer Type ^a | Description |
|----------|---|----------|--------------------------|---|
| LDO | 7 | - | Power | Low drop-out regulator output voltage. This pin requires an external capacitor between the pin and GND of 1 μ F or greater. When the on-chip LDO is used to provide power to the logic, the LDO pin must also be connected to the VDD25 pins at the board level in addition to the decoupling capacitor(s). |
| NC NC | 6 16 17 35 36 37 40 41 50 51 52 53 | - | - | No connect. Leave the pin electrically unconnected/isolated. |
| osc0 | 48 | I | Analog | Main oscillator crystal input or an external clock reference input. |
| osc1 | 49 | 0 | Analog | Main oscillator crystal output. Leave unconnected when using a single-ended clock source. |
| PA0 | 26 | I/O | TTL | GPIO port A bit 0. |
| PA1 | 27 | I/O | TTL | GPIO port A bit 1. |
| PA2 | 28 | I/O | TTL | GPIO port A bit 2. |
| PA3 | 29 | I/O | TTL | GPIO port A bit 3. |
| PA4 | 30 | I/O | TTL | GPIO port A bit 4. |
| PA5 | 31 | I/O | TTL | GPIO port A bit 5. |
| PA6 | 34 | I/O | TTL | GPIO port A bit 6. |
| PB0 | 66 | I/O | TTL | GPIO port B bit 0. |
| PB1 | 67 | I/O | TTL | GPIO port B bit 1. |
| PB2 | 70 | I/O | TTL | GPIO port B bit 2. |
| PB3 | 71 | I/O | TTL | GPIO port B bit 3. |
| PB4 | 92 | I/O | TTL | GPIO port B bit 4. |
| PB5 | 91 | I/O | TTL | GPIO port B bit 5. |
| PB6 | 90 | I/O | TTL | GPIO port B bit 6. |
| PB7 | 89 | I/O | TTL | GPIO port B bit 7. |
| PC0 | 80 | I/O | TTL | GPIO port C bit 0. |
| PC1 | 79 | I/O | TTL | GPIO port C bit 1. |
| PC2 | 78 | I/O | TTL | GPIO port C bit 2. |
| PC3 | 77 | I/O | TTL | GPIO port C bit 3. |
| PC4 | 25 | I/O | TTL | GPIO port C bit 4. |
| PC5 | 24 | I/O | TTL | GPIO port C bit 5. |
| PC6 | 23 | I/O | TTL | GPIO port C bit 6. |
| PC7 | 22 | I/O | TTL | GPIO port C bit 7. |
| PD0 | 10 | I/O | TTL | GPIO port D bit 0. |
| PD1 | 11 | I/O | TTL | GPIO port D bit 1. |

Table 19-2. Signals by Signal Name (continued)

| Pin Name | Pin Number | Pin Type | Buffer Type ^a | Description |
|----------|------------|----------|--------------------------|--|
| PD2 | 12 | I/O | TTL | GPIO port D bit 2. |
| PD3 | 13 | I/O | TTL | GPIO port D bit 3. |
| PD4 | 95 | I/O | TTL | GPIO port D bit 4. |
| PD5 | 96 | I/O | TTL | GPIO port D bit 5. |
| PD6 | 99 | I/O | TTL | GPIO port D bit 6. |
| PD7 | 100 | I/O | TTL | GPIO port D bit 7. |
| PE0 | 72 | I/O | TTL | GPIO port E bit 0. |
| PE1 | 73 | I/O | TTL | GPIO port E bit 1. |
| PE2 | 74 | I/O | TTL | GPIO port E bit 2. |
| PE3 | 75 | I/O | TTL | GPIO port E bit 3. |
| PF0 | 47 | I/O | TTL | GPIO port F bit 0. |
| PF1 | 61 | I/O | TTL | GPIO port F bit 1. |
| PF2 | 60 | I/O | TTL | GPIO port F bit 2. |
| PF3 | 59 | I/O | TTL | GPIO port F bit 3. |
| PF4 | 58 | I/O | TTL | GPIO port F bit 4. |
| PF5 | 46 | I/O | TTL | GPIO port F bit 5. |
| PF6 | 43 | I/O | TTL | GPIO port F bit 6. |
| PF7 | 42 | I/O | TTL | GPIO port F bit 7. |
| PG0 | 19 | I/O | TTL | GPIO port G bit 0. |
| PG1 | 18 | I/O | TTL | GPIO port G bit 1. |
| PH0 | 86 | I/O | TTL | GPIO port H bit 0. |
| PH1 | 85 | I/O | TTL | GPIO port H bit 1. |
| PH2 | 84 | I/O | TTL | GPIO port H bit 2. |
| PH3 | 83 | I/O | TTL | GPIO port H bit 3. |
| PWM0 | 47 | 0 | TTL | PWM 0. This signal is controlled by PWM Generator 0. |
| PWM1 | 61 | 0 | TTL | PWM 1. This signal is controlled by PWM Generator 0. |
| RST | 64 | ı | TTL | System reset input. |
| SSI0Clk | 28 | I/O | TTL | SSI module 0 clock. |
| SSI0Fss | 29 | I/O | TTL | SSI module 0 frame. |
| SSI0Rx | 30 | I | TTL | SSI module 0 receive. |
| SSI0Tx | 31 | 0 | TTL | SSI module 0 transmit. |
| SWCLK | 80 | I | TTL | JTAG/SWD CLK. |
| SWDIO | 79 | I/O | TTL | JTAG TMS and SWDIO. |
| SWO | 77 | 0 | TTL | JTAG TDO and SWO. |
| TCK | 80 | I | TTL | JTAG/SWD CLK. |
| TDI | 78 | I | TTL | JTAG TDI. |
| TDO | 77 | 0 | TTL | JTAG TDO and SWO. |
| TMS | 79 | I/O | TTL | JTAG TMS and SWDIO. |
| TRST | 89 | I | TTL | JTAG TRST. |
| U0Rx | 26 | I | TTL | UART module 0 receive. When in IrDA mode, this signal has IrDA modulation. |

Table 19-2. Signals by Signal Name (continued)

| Pin Name | Pin Number | Pin Type | Buffer Type ^a | Description |
|----------|---|----------|--------------------------|---|
| UOTx | 27 | 0 | TTL | UART module 0 transmit. When in IrDA mode, this signal has IrDA modulation. |
| U1Rx | 12 | I | TTL | UART module 1 receive. When in IrDA mode, this signal has IrDA modulation. |
| UlTx | 13 | 0 | TTL | UART module 1 transmit. When in IrDA mode, this signal has IrDA modulation. |
| VDD | 8 20 32 44 55 56 68 81 93 | - | Power | Positive supply for I/O and some logic. |
| VDD25 | 14 38 62 88 | - | Power | Positive supply for most of the logic function, including the processor core and most peripherals. |
| VDDA | 3 98 | - | Power | The positive supply (3.3 V) for the analog circuits (ADC, Analog Comparators, etc.). These are separated from VDD to minimize the electrical noise contained on VDD from affecting the analog functions. VDDA pins must be connected to 3.3 V, regardless of system implementation. |

a. The TTL designation indicates the pin has TTL-compatible voltage levels.

Table 19-3. Signals by Function, Except for GPIO

| Function | Pin Name | Pin Number | Pin Type | Buffer Type ^a | Description |
|--------------------|----------|------------|----------|--------------------------|--------------------------------------|
| ADC | ADC0 | 1 | I | Analog | Analog-to-digital converter input 0. |
| | ADC1 | 2 | I | Analog | Analog-to-digital converter input 1. |
| | ADC2 | 5 | I | Analog | Analog-to-digital converter input 2. |
| Analog Comparators | C0+ | 90 | I | Analog | Analog comparator 0 positive input. |
| | C0- | 92 | I | Analog | Analog comparator 0 negative input. |
| | C0o | 100 | 0 | TTL | Analog comparator 0 output. |
| | C1+ | 24 | I | Analog | Analog comparator 1 positive input. |
| | C1- | 91 | I | Analog | Analog comparator 1 negative input. |
| Controller Area | CAN0Rx | 10 | I | TTL | CAN module 0 receive. |
| Network | CAN0Tx | 11 | 0 | TTL | CAN module 0 transmit. |
| General-Purpose | CCP0 | 66 | I/O | TTL | Capture/Compare/PWM 0. |
| Timers | CCP1 | 34 | I/O | TTL | Capture/Compare/PWM 1. |
| | CCP2 | 67 | I/O | TTL | Capture/Compare/PWM 2. |
| | CCP3 | 23 | I/O | TTL | Capture/Compare/PWM 3. |
| I2C | I2C0SCL | 70 | I/O | OD | I ² C module 0 clock. |
| | I2C0SDA | 71 | I/O | OD | I ² C module 0 data. |

Table 19-3. Signals by Function, Except for GPIO (continued)

| Function | Pin Name | Pin Number | Pin Type | Buffer Type ^a | Description |
|--------------|----------|------------|----------|--------------------------|--|
| JTAG/SWD/SWO | SWCLK | 80 | ļ | TTL | JTAG/SWD CLK. |
| | SWDIO | 79 | I/O | TTL | JTAG TMS and SWDIO. |
| | SWO | 77 | 0 | TTL | JTAG TDO and SWO. |
| | TCK | 80 | I | TTL | JTAG/SWD CLK. |
| | TDI | 78 | I | TTL | JTAG TDI. |
| | TDO | 77 | 0 | TTL | JTAG TDO and SWO. |
| | TMS | 79 | I/O | TTL | JTAG TMS and SWDIO. |
| | TRST | 89 | I | TTL | JTAG TRST. |
| PWM | Fault | 99 | I | TTL | PWM Fault. |
| | РWМ0 | 47 | 0 | TTL | PWM 0. This signal is controlled by PWM Generator 0. |
| | PWM1 | 61 | 0 | TTL | PWM 1. This signal is controlled by PWM Generator 0. |

Table 19-3. Signals by Function, Except for GPIO (continued)

| Function | Pin Name | Pin Number | Pin Type | Buffer Type ^a | Description |
|----------|----------|---|----------|--------------------------|---|
| Power | GND | 9 15 21 33 39 45 54 57 63 69 82 87 | - | Power | Ground reference for logic and I/O pins. |
| | GNDA | 4 97 | - | Power | The ground reference for the analog circuits (ADC, Analog Comparators, etc.). These are separated from GND to minimize the electrical noise contained on VDD from affecting the analog functions. |
| | LDO | 7 | - | Power | Low drop-out regulator output voltage. This pin requires an external capacitor between the pin and GND of 1 μ F or greater. When the on-chip LDO is used to provide power to the logic, the LDO pin must also be connected to the VDD25 pins at the board level in addition to the decoupling capacitor(s). |
| | VDD | 8 20 32 44 55 56 68 81 93 | - | Power | Positive supply for I/O and some logic. |
| | VDD25 | 14 38 62 88 | - | Power | Positive supply for most of the logic function, including the processor core and most peripherals. |
| | VDDA | 3 98 | - | Power | The positive supply (3.3 V) for the analog circuits (ADC, Analog Comparators, etc.). These are separated from VDD to minimize the electrical noise contained on VDD from affecting the analog functions. VDDA pins must be connected to 3.3 V, regardless of system implementation. |
| SSI | SSI0Clk | 28 | I/O | TTL | SSI module 0 clock. |
| | SSI0Fss | 29 | I/O | TTL | SSI module 0 frame. |
| | SSI0Rx | 30 | I | TTL | SSI module 0 receive. |
| | SSIOTx | 31 | 0 | TTL | SSI module 0 transmit. |

Table 19-3. Signals by Function, Except for GPIO (continued)

| Function | Pin Name | Pin Number | Pin Type | Buffer Type ^a | Description |
|-------------------------|----------|------------|----------|--------------------------|---|
| System Control & Clocks | CMOD0 | 65 | I | TTL | CPU Mode bit 0. Input must be set to logic 0 (grounded); other encodings reserved. |
| | CMOD1 | 76 | I | TTL | CPU Mode bit 1. Input must be set to logic 0 (grounded); other encodings reserved. |
| | osc0 | 48 | I | Analog | Main oscillator crystal input or an external clock reference input. |
| | osc1 | 49 | 0 | Analog | Main oscillator crystal output. Leave unconnected when using a single-ended clock source. |
| | RST | 64 | I | TTL | System reset input. |
| UART | UORx | 26 | I | TTL | UART module 0 receive. When in IrDA mode, this signal has IrDA modulation. |
| | UOTx | 27 | 0 | TTL | UART module 0 transmit. When in IrDA mode, this signal has IrDA modulation. |
| | U1Rx | 12 | I | TTL | UART module 1 receive. When in IrDA mode, this signal has IrDA modulation. |
| | U1Tx | 13 | 0 | TTL | UART module 1 transmit. When in IrDA mode, this signal has IrDA modulation. |

a. The TTL designation indicates the pin has TTL-compatible voltage levels.

Table 19-4. GPIO Pins and Alternate Functions

| 10 | Pin Number | Multiplexed Function | Multiplexed Function |
|-----|------------|----------------------|----------------------|
| PA0 | 26 | U0Rx | |
| PA1 | 27 | UOTx | |
| PA2 | 28 | SSI0Clk | |
| PA3 | 29 | SSI0Fss | |
| PA4 | 30 | SSI0Rx | |
| PA5 | 31 | SSIOTx | |
| PA6 | 34 | CCP1 | |
| PB0 | 66 | CCP0 | |
| PB1 | 67 | CCP2 | |
| PB2 | 70 | I2C0SCL | |
| PB3 | 71 | I2C0SDA | |
| PB4 | 92 | C0- | |
| PB5 | 91 | C1- | |
| PB6 | 90 | C0+ | |
| PB7 | 89 | TRST | |
| PC0 | 80 | TCK | SWCLK |
| PC1 | 79 | TMS | SWDIO |
| PC2 | 78 | TDI | |
| PC3 | 77 | TDO | SWO |
| PC4 | 25 | | |
| PC5 | 24 | C1+ | |
| PC6 | 23 | CCP3 | |
| PC7 | 22 | | |

Table 19-4. GPIO Pins and Alternate Functions (continued)

| 10 | Pin Number | Multiplexed Function | Multiplexed Function |
|-----|------------|----------------------|----------------------|
| PD0 | 10 | CAN0Rx | |
| PD1 | 11 | CAN0Tx | |
| PD2 | 12 | U1Rx | |
| PD3 | 13 | UlTx | |
| PD4 | 95 | | |
| PD5 | 96 | | |
| PD6 | 99 | Fault | |
| PD7 | 100 | COo | |
| PE0 | 72 | | |
| PE1 | 73 | | |
| PE2 | 74 | | |
| PE3 | 75 | | |
| PF0 | 47 | PWM0 | |
| PF1 | 61 | PWM1 | |
| PF2 | 60 | | |
| PF3 | 59 | | |
| PF4 | 58 | | |
| PF5 | 46 | | |
| PF6 | 43 | | |
| PF7 | 42 | | |
| PG0 | 19 | | |
| PG1 | 18 | | |
| PH0 | 86 | | |
| PH1 | 85 | | |
| PH2 | 84 | | |
| PH3 | 83 | | |

19.2 108-Pin BGA Package Pin Tables

Table 19-5. Signals by Pin Number

| Pin Number | Pin Name | Pin Type | Buffer Type ^a | Description |
|------------|----------|----------|--------------------------|---|
| A1 | ADC1 | I | Analog | Analog-to-digital converter input 1. |
| A2 | NC | - | - | No connect. Leave the pin electrically unconnected/isolated. |
| A3 | NC | - | - | No connect. Leave the pin electrically unconnected/isolated. |
| A4 | NC | - | - | No connect. Leave the pin electrically unconnected/isolated. |
| A5 | GNDA | - | Power | The ground reference for the analog circuits (ADC, Analog Comparators, etc.). These are separated from GND to minimize the electrical noise contained on VDD from affecting the analog functions. |
| A6 | PB4 | I/O | TTL | GPIO port B bit 4. |
| | C0- | I | Analog | Analog comparator 0 negative input. |

Table 19-5. Signals by Pin Number (continued)

| Pin Number | Pin Name | Pin Type | Buffer Type ^a | Description | | |
|------------|----------|----------|--------------------------|---|--|--|
| A7 | PB6 | I/O | TTL | GPIO port B bit 6. | | |
| | C0+ | I | Analog | Analog comparator 0 positive input. | | |
| A8 | PB7 | I/O | TTL | GPIO port B bit 7. | | |
| | TRST | I | TTL | JTAG TRST. | | |
| A9 | PC0 | I/O | TTL | GPIO port C bit 0. | | |
| | SWCLK | I | TTL | JTAG/SWD CLK. | | |
| | TCK | I | TTL | JTAG/SWD CLK. | | |
| A10 | PC3 | I/O | TTL | GPIO port C bit 3. | | |
| | SWO | 0 | TTL | JTAG TDO and SWO. | | |
| | TDO | 0 | TTL | JTAG TDO and SWO. | | |
| A11 | PE0 | I/O | TTL | GPIO port E bit 0. | | |
| A12 | PE3 | I/O | TTL | GPIO port E bit 3. | | |
| B1 | ADC0 | I | Analog | Analog-to-digital converter input 0. | | |
| B2 | NC | - | - | No connect. Leave the pin electrically unconnected/isolated. | | |
| В3 | ADC2 | I I | Analog | Analog-to-digital converter input 2. | | |
| B4 | NC | - | - | No connect. Leave the pin electrically unconnected/isolated. | | |
| B5 | GNDA | - | Power | The ground reference for the analog circuits (ADC, Analog Comparators, etc.). These are separated from GND to minimize the electrical noise contained on VDD from affecting the analog functions. | | |
| В6 | GND | - | Power | Ground reference for logic and I/O pins. | | |
| В7 | PB5 | I/O | TTL | GPIO port B bit 5. | | |
| | C1- | I. | Analog | Analog comparator 1 negative input. | | |
| B8 | PC2 | I/O | TTL | GPIO port C bit 2. | | |
| | TDI | I | TTL | JTAG TDI. | | |
| B9 | PC1 | I/O | TTL | GPIO port C bit 1. | | |
| | SWDIO | I/O | TTL | JTAG TMS and SWDIO. | | |
| | TMS | I/O | TTL | JTAG TMS and SWDIO. | | |
| B10 | CMOD1 | I | TTL | CPU Mode bit 1. Input must be set to logic 0 (grounded); other encodings reserved. | | |
| B11 | PE2 | I/O | TTL | GPIO port E bit 2. | | |
| B12 | PE1 | I/O | TTL | GPIO port E bit 1. | | |
| C1 | NC | - | - | No connect. Leave the pin electrically unconnected/isolated. | | |
| C2 | NC | - | - | No connect. Leave the pin electrically unconnected/isolated. | | |
| C3 | VDD25 | - | Power | Positive supply for most of the logic function, including the processor core and most peripherals. | | |
| C4 | GND | - | Power | Ground reference for logic and I/O pins. | | |
| C5 | GND | - | Power | Ground reference for logic and I/O pins. | | |
| C6 | VDDA | - | Power | The positive supply (3.3 V) for the analog circuits (ADC, Analog Comparators, etc.). These are separated from VDD to minimize the electrical noise contained on VDD from affecting the analog functions. VDDA pins must be connected to 3.3 V, regardless of system implementation. | | |

Table 19-5. Signals by Pin Number (continued)

| Pin Number | Pin Name | Pin Type | Buffer Type ^a | Description |
|------------|----------|----------|--------------------------|--|
| C7 | VDDA | - | Power | The positive supply (3.3 V) for the analog circuits (ADC, Analog Comparators, etc.). These are separated from VDD to minimize the electrical noise contained on VDD from affecting the analog functions. VDDA pins must be connected to 3.3 V, regardless of system implementation. |
| C8 | PH1 | I/O | TTL | GPIO port H bit 1. |
| C9 | PH0 | I/O | TTL | GPIO port H bit 0. |
| C10 | NC | - | - | No connect. Leave the pin electrically unconnected/isolated. |
| C11 | PB2 | I/O | TTL | GPIO port B bit 2. |
| | I2C0SCL | I/O | OD | I ² C module 0 clock. |
| C12 | PB3 | I/O | TTL | GPIO port B bit 3. |
| | I2C0SDA | I/O | OD | I ² C module 0 data. |
| D1 | NC | - | - | No connect. Leave the pin electrically unconnected/isolated. |
| D2 | NC | - | - | No connect. Leave the pin electrically unconnected/isolated. |
| D3 | VDD25 | - | Power | Positive supply for most of the logic function, including the processor core and most peripherals. |
| D10 | РН3 | I/O | TTL | GPIO port H bit 3. |
| D11 | PH2 | I/O | TTL | GPIO port H bit 2. |
| D12 | PB1 | I/O | TTL | GPIO port B bit 1. |
| | CCP2 | I/O | TTL | Capture/Compare/PWM 2. |
| E1 | PD4 | I/O | TTL | GPIO port D bit 4. |
| E2 | PD5 | I/O | TTL | GPIO port D bit 5. |
| E3 | LD0 | - | Power | Low drop-out regulator output voltage. This pin requires an external capacitor between the pin and GND of 1 µF or greater. When the on-chip LDO is used to provide power to the logic, the LDO pin must also be connected to the VDD25 pins at the board level in addition to the decoupling capacitor(s). |
| E10 | VDD33 | - | Power | Positive supply for I/O and some logic. |
| E11 | CMOD0 | 1 | TTL | CPU Mode bit 0. Input must be set to logic 0 (grounded); other encodings reserved. |
| E12 | PB0 | I/O | TTL | GPIO port B bit 0. |
| | CCP0 | I/O | TTL | Capture/Compare/PWM 0. |
| F1 | PD7 | I/O | TTL | GPIO port D bit 7. |
| | C0o | 0 | TTL | Analog comparator 0 output. |
| F2 | PD6 | I/O | TTL | GPIO port D bit 6. |
| | Fault | I | TTL | PWM Fault. |
| F3 | VDD25 | - | Power | Positive supply for most of the logic function, including the processor core and most peripherals. |
| F10 | GND | - | Power | Ground reference for logic and I/O pins. |
| F11 | GND | - | Power | Ground reference for logic and I/O pins. |
| F12 | GND | - | Power | Ground reference for logic and I/O pins. |
| G1 | PD0 | I/O | TTL | GPIO port D bit 0. |
| | CAN0Rx | I | TTL | CAN module 0 receive. |
| G2 | PD1 | I/O | TTL | GPIO port D bit 1. |
| | CAN0Tx | 0 | TTL | CAN module 0 transmit. |

Table 19-5. Signals by Pin Number (continued)

| Pin Number | Pin Name | Pin Type | Buffer Type ^a | Description | |
|------------|----------|----------|--------------------------|--|--|
| G3 | VDD25 | - | Power | Positive supply for most of the logic function, including the processor core and most peripherals. | |
| G10 | VDD33 | - | Power | Positive supply for I/O and some logic. | |
| G11 | VDD33 | - | Power | Positive supply for I/O and some logic. | |
| G12 | VDD33 | - | Power | Positive supply for I/O and some logic. | |
| H1 | PD3 | I/O | TTL | GPIO port D bit 3. | |
| | UlTx | 0 | TTL | UART module 1 transmit. When in IrDA mode, this signal has IrDA modulation. | |
| H2 | PD2 | I/O | TTL | GPIO port D bit 2. | |
| | U1Rx | I | TTL | UART module 1 receive. When in IrDA mode, this signal has IrDA modulation. | |
| H3 | GND | - | Power | Ground reference for logic and I/O pins. | |
| H10 | VDD33 | - | Power | Positive supply for I/O and some logic. | |
| H11 | RST | I | TTL | System reset input. | |
| H12 | PF1 | I/O | TTL | GPIO port F bit 1. | |
| | PWM1 | 0 | TTL | PWM 1. This signal is controlled by PWM Generator 0. | |
| J1 | NC | - | - | No connect. Leave the pin electrically unconnected/isolated. | |
| J2 | NC | - | - | No connect. Leave the pin electrically unconnected/isolated. | |
| J3 | GND | - | Power | Ground reference for logic and I/O pins. | |
| J10 | GND | - | Power | Ground reference for logic and I/O pins. | |
| J11 | PF2 | I/O | TTL | GPIO port F bit 2. | |
| J12 | PF3 | I/O | TTL | GPIO port F bit 3. | |
| K1 | PG0 | I/O | TTL | GPIO port G bit 0. | |
| K2 | PG1 | I/O | TTL | GPIO port G bit 1. | |
| K3 | NC | - | - | No connect. Leave the pin electrically unconnected/isolated. | |
| K4 | PF7 | I/O | TTL | GPIO port F bit 7. | |
| K5 | GND | - | Power | Ground reference for logic and I/O pins. | |
| K6 | GND | - | Power | Ground reference for logic and I/O pins. | |
| K7 | VDD33 | - | Power | Positive supply for I/O and some logic. | |
| K8 | VDD33 | - | Power | Positive supply for I/O and some logic. | |
| K9 | VDD33 | - | Power | Positive supply for I/O and some logic. | |
| K10 | GND | - | Power | Ground reference for logic and I/O pins. | |
| K11 | NC | - | - | No connect. Leave the pin electrically unconnected/isolated. | |
| K12 | NC | - | - | No connect. Leave the pin electrically unconnected/isolated. | |
| L1 | PC4 | I/O | TTL | GPIO port C bit 4. | |
| L2 | PC7 | I/O | TTL | GPIO port C bit 7. | |
| L3 | PA0 | I/O | TTL | GPIO port A bit 0. | |
| | U0Rx | I | TTL | UART module 0 receive. When in IrDA mode, this signal has IrDA modulation. | |
| L4 | PA3 | I/O | TTL | GPIO port A bit 3. | |
| | SSI0Fss | I/O | TTL | SSI module 0 frame. | |
| L5 | PA4 | I/O | TTL | GPIO port A bit 4. | |
| | SSI0Rx | L | TTL | SSI module 0 receive. | |

Table 19-5. Signals by Pin Number (continued)

| Pin Number | Pin Name | Pin Type | Buffer Type ^a | Description |
|------------|----------|----------|--------------------------|---|
| L6 | PA6 | I/O | TTL | GPIO port A bit 6. |
| | CCP1 | I/O | TTL | Capture/Compare/PWM 1. |
| L7 | NC | - | - | No connect. Leave the pin electrically unconnected/isolated. |
| L8 | PF5 | I/O | TTL | GPIO port F bit 5. |
| L9 | PF4 | I/O | TTL | GPIO port F bit 4. |
| L10 | GND | - | Power | Ground reference for logic and I/O pins. |
| L11 | osc0 | I | Analog | Main oscillator crystal input or an external clock reference input. |
| L12 | VDD | - | Power | Positive supply for I/O and some logic. |
| M1 | PC5 | I/O | TTL | GPIO port C bit 5. |
| | C1+ | I | Analog | Analog comparator 1 positive input. |
| M2 | PC6 | I/O | TTL | GPIO port C bit 6. |
| | CCP3 | I/O | TTL | Capture/Compare/PWM 3. |
| M3 | PA1 | I/O | TTL | GPIO port A bit 1. |
| | UOTx | 0 | TTL | UART module 0 transmit. When in IrDA mode, this signal has IrDA modulation. |
| M4 | PA2 | I/O | TTL | GPIO port A bit 2. |
| | SSI0Clk | I/O | TTL | SSI module 0 clock. |
| M5 | PA5 | I/O | TTL | GPIO port A bit 5. |
| | SSIOTx | 0 | TTL | SSI module 0 transmit. |
| M6 | NC | - | - | No connect. Leave the pin electrically unconnected/isolated. |
| M7 | NC | - | - | No connect. Leave the pin electrically unconnected/isolated. |
| M8 | PF6 | I/O | TTL | GPIO port F bit 6. |
| M9 | PF0 | I/O | TTL | GPIO port F bit 0. |
| | PWM0 | 0 | TTL | PWM 0. This signal is controlled by PWM Generator 0. |
| M10 | NC | - | - | No connect. Leave the pin electrically unconnected/isolated. |
| M11 | OSC1 | 0 | Analog | Main oscillator crystal output. Leave unconnected when using a single-ended clock source. |
| M12 | NC | - | - | No connect. Leave the pin electrically unconnected/isolated. |

a. The TTL designation indicates the pin has TTL-compatible voltage levels.

Table 19-6. Signals by Signal Name

| Pin Name | Pin Number | Pin Type | Buffer Type ^a | Description |
|----------|------------|----------|--------------------------|--------------------------------------|
| ADC0 | B1 | I | Analog | Analog-to-digital converter input 0. |
| ADC1 | A1 | 1 | Analog | Analog-to-digital converter input 1. |
| ADC2 | В3 | I | Analog | Analog-to-digital converter input 2. |
| C0+ | A7 | I | Analog | Analog comparator 0 positive input. |
| C0- | A6 | I | Analog | Analog comparator 0 negative input. |
| C0o | F1 | 0 | TTL | Analog comparator 0 output. |
| C1+ | M1 | I | Analog | Analog comparator 1 positive input. |
| C1- | В7 | 1 | Analog | Analog comparator 1 negative input. |
| CAN0Rx | G1 | I | TTL | CAN module 0 receive. |
| CANOTx | G2 | 0 | TTL | CAN module 0 transmit. |

Table 19-6. Signals by Signal Name (continued)

| Pin Name | Pin Number | Pin Type | Buffer Type ^a | Description |
|----------|--|----------|--------------------------|---|
| CCP0 | E12 | I/O | TTL | Capture/Compare/PWM 0. |
| CCP1 | L6 | I/O | TTL | Capture/Compare/PWM 1. |
| CCP2 | D12 | I/O | TTL | Capture/Compare/PWM 2. |
| CCP3 | M2 | I/O | TTL | Capture/Compare/PWM 3. |
| CMOD0 | E11 | I | TTL | CPU Mode bit 0. Input must be set to logic 0 (grounded); other encodings reserved. |
| CMOD1 | B10 | I | TTL | CPU Mode bit 1. Input must be set to logic 0 (grounded); other encodings reserved. |
| Fault | F2 | I | TTL | PWM Fault. |
| GND | B6 C4 C5 F10 F11 F12 H3 J3 J10 K5 K6 K10 L10 | - | Power | Ground reference for logic and I/O pins. |
| GNDA | A5 B5 | - | Power | The ground reference for the analog circuits (ADC, Analog Comparators, etc.). These are separated from GND to minimize the electrical noise contained on VDD from affecting the analog functions. |
| I2C0SCL | C11 | I/O | OD | I ² C module 0 clock. |
| I2C0SDA | C12 | I/O | OD | I ² C module 0 data. |
| LDO | E3 | - | Power | Low drop-out regulator output voltage. This pin requires an external capacitor between the pin and GND of 1 μ F or greater. When the on-chip LDO is used to provide power to the logic, the LDO pin must also be connected to the VDD25 pins at the board level in addition to the decoupling capacitor(s). |
| NC | A2 A3 A4 B2 B4 C1 C2 C10 D1 D2 J1 J2 K3 K11 K12 L7 M6 M7 M10 M12 | - | - | No connect. Leave the pin electrically unconnected/isolated. |

Table 19-6. Signals by Signal Name (continued)

| Pin Name | Pin Number | Pin Type | Buffer Type ^a | Description | |
|----------|------------|----------|--------------------------|--|--|
| osc0 | L11 | I | Analog | Main oscillator crystal input or an external clock reference input. | |
| osc1 | M11 | 0 | Analog | Main oscillator crystal output. Leave unconnected when us a single-ended clock source. | |
| PA0 | L3 | I/O | TTL | GPIO port A bit 0. | |
| PA1 | M3 | I/O | TTL | GPIO port A bit 1. | |
| PA2 | M4 | I/O | TTL | GPIO port A bit 2. | |
| PA3 | L4 | I/O | TTL | GPIO port A bit 3. | |
| PA4 | L5 | I/O | TTL | GPIO port A bit 4. | |
| PA5 | M5 | I/O | TTL | GPIO port A bit 5. | |
| PA6 | L6 | I/O | TTL | GPIO port A bit 6. | |
| PB0 | E12 | I/O | TTL | GPIO port B bit 0. | |
| PB1 | D12 | I/O | TTL | GPIO port B bit 1. | |
| PB2 | C11 | I/O | TTL | GPIO port B bit 2. | |
| PB3 | C12 | I/O | TTL | GPIO port B bit 3. | |
| PB4 | A6 | I/O | TTL | GPIO port B bit 4. | |
| PB5 | B7 | I/O | TTL | GPIO port B bit 5. | |
| PB6 | A7 | I/O | TTL | GPIO port B bit 6. | |
| PB7 | A8 | I/O | TTL | GPIO port B bit 7. | |
| PC0 | A9 | I/O | TTL | GPIO port C bit 0. | |
| PC1 | В9 | I/O | TTL | GPIO port C bit 1. | |
| PC2 | B8 | I/O | TTL | GPIO port C bit 2. | |
| PC3 | A10 | I/O | TTL | GPIO port C bit 3. | |
| PC4 | L1 | I/O | TTL | GPIO port C bit 4. | |
| PC5 | M1 | I/O | TTL | GPIO port C bit 5. | |
| PC6 | M2 | I/O | TTL | GPIO port C bit 6. | |
| PC7 | L2 | I/O | TTL | GPIO port C bit 7. | |
| PD0 | G1 | I/O | TTL | GPIO port D bit 0. | |
| PD1 | G2 | I/O | TTL | GPIO port D bit 1. | |
| PD2 | H2 | I/O | TTL | GPIO port D bit 2. | |
| PD3 | H1 | I/O | TTL | GPIO port D bit 3. | |
| PD4 | E1 | I/O | TTL | GPIO port D bit 4. | |
| PD5 | E2 | I/O | TTL | GPIO port D bit 5. | |
| PD6 | F2 | I/O | TTL | GPIO port D bit 6. | |
| PD7 | F1 | I/O | TTL | GPIO port D bit 7. | |
| PE0 | A11 | I/O | TTL | GPIO port E bit 0. | |
| PE1 | B12 | I/O | TTL | GPIO port E bit 1. | |
| PE2 | B11 | I/O | TTL | GPIO port E bit 2. | |
| PE3 | A12 | I/O | TTL | GPIO port E bit 3. | |
| PF0 | M9 | I/O | TTL | GPIO port F bit 0. | |
| PF1 | H12 | I/O | TTL | GPIO port F bit 1. | |
| PF2 | J11 | I/O | TTL | GPIO port F bit 2. | |

Table 19-6. Signals by Signal Name (continued)

| Pin Name | Pin Number | Pin Type | Buffer Type ^a | Description |
|----------|----------------------|----------|--------------------------|--|
| PF3 | J12 | I/O | TTL | GPIO port F bit 3. |
| PF4 | L9 | I/O | TTL | GPIO port F bit 4. |
| PF5 | L8 | I/O | TTL | GPIO port F bit 5. |
| PF6 | M8 | I/O | TTL | GPIO port F bit 6. |
| PF7 | K4 | I/O | TTL | GPIO port F bit 7. |
| PG0 | K1 | I/O | TTL | GPIO port G bit 0. |
| PG1 | K2 | I/O | TTL | GPIO port G bit 1. |
| РН0 | C9 | I/O | TTL | GPIO port H bit 0. |
| PH1 | C8 | I/O | TTL | GPIO port H bit 1. |
| PH2 | D11 | I/O | TTL | GPIO port H bit 2. |
| РН3 | D10 | I/O | TTL | GPIO port H bit 3. |
| PWM0 | M9 | 0 | TTL | PWM 0. This signal is controlled by PWM Generator 0. |
| PWM1 | H12 | 0 | TTL | PWM 1. This signal is controlled by PWM Generator 0. |
| RST | H11 | I | TTL | System reset input. |
| SSIOClk | M4 | I/O | TTL | SSI module 0 clock. |
| SSI0Fss | L4 | I/O | TTL | SSI module 0 frame. |
| SSIORx | L5 | I | TTL | SSI module 0 receive. |
| SSIOTX | M5 | 0 | TTL | SSI module 0 transmit. |
| SWCLK | A9 | I | TTL | JTAG/SWD CLK. |
| SWDIO | В9 | I/O | TTL | JTAG TMS and SWDIO. |
| SWO | A10 | 0 | TTL | JTAG TDO and SWO. |
| TCK | A9 | I | TTL | JTAG/SWD CLK. |
| TDI | B8 | I | TTL | JTAG TDI. |
| TDO | A10 | 0 | TTL | JTAG TDO and SWO. |
| TMS | B9 | I/O | TTL | JTAG TMS and SWDIO. |
| TRST | A8 | I | TTL | JTAG TRST. |
| UORx | L3 | I | TTL | UART module 0 receive. When in IrDA mode, this signal has IrDA modulation. |
| UOTx | M3 | 0 | TTL | UART module 0 transmit. When in IrDA mode, this signal has IrDA modulation. |
| UlRx | H2 | I | TTL | UART module 1 receive. When in IrDA mode, this signal has IrDA modulation. |
| UlTx | H1 | 0 | TTL | UART module 1 transmit. When in IrDA mode, this signal has IrDA modulation. |
| VDD | L12 | - | Power | Positive supply for I/O and some logic. |
| VDD25 | C3 D3 F3 G3 | - | Power | Positive supply for most of the logic function, including the processor core and most peripherals. |

Table 19-6. Signals by Signal Name (continued)

| Pin Name | Pin Number | Pin Type | Buffer Type ^a | Description |
|----------|---|----------|--------------------------|---|
| VDD33 | E10 G10 G11 G12 H10 K7 K8 K9 | - | Power | Positive supply for I/O and some logic. |
| VDDA | C6 C7 | - | Power | The positive supply (3.3 V) for the analog circuits (ADC, Analog Comparators, etc.). These are separated from VDD to minimize the electrical noise contained on VDD from affecting the analog functions. VDDA pins must be connected to 3.3 V, regardless of system implementation. |

a. The TTL designation indicates the pin has TTL-compatible voltage levels.

Table 19-7. Signals by Function, Except for GPIO

| ADC A | ADC0 | | | Buffer Type ^a | · |
|--------------------|---------|-----|-----|--------------------------|--------------------------------------|
| _ | | B1 | I | Analog | Analog-to-digital converter input 0. |
| A | ADC1 | A1 | I | Analog | Analog-to-digital converter input 1. |
| A | ADC2 | В3 | ļ | Analog | Analog-to-digital converter input 2. |
| Analog Comparators | 20+ | A7 | I | Analog | Analog comparator 0 positive input. |
| C | 20- | A6 | I | Analog | Analog comparator 0 negative input. |
| C | 200 | F1 | 0 | TTL | Analog comparator 0 output. |
| C | C1+ | M1 | ļ | Analog | Analog comparator 1 positive input. |
| C | C1- | В7 | I | Analog | Analog comparator 1 negative input. |
| | CANORx | G1 | ļ | TTL | CAN module 0 receive. |
| Network | CANOTx | G2 | 0 | TTL | CAN module 0 transmit. |
| | CCP0 | E12 | I/O | TTL | Capture/Compare/PWM 0. |
| Timers | CCP1 | L6 | I/O | TTL | Capture/Compare/PWM 1. |
| C | CCP2 | D12 | I/O | TTL | Capture/Compare/PWM 2. |
| d | CCP3 | M2 | I/O | TTL | Capture/Compare/PWM 3. |
| I2C I | I2C0SCL | C11 | I/O | OD | I ² C module 0 clock. |
| I | I2C0SDA | C12 | I/O | OD | I ² C module 0 data. |
| JTAG/SWD/SWO S | SWCLK | A9 | I | TTL | JTAG/SWD CLK. |
| S | SWDIO | В9 | I/O | TTL | JTAG TMS and SWDIO. |
| S | SWO | A10 | 0 | TTL | JTAG TDO and SWO. |
| Т | ГСК | A9 | 1 | TTL | JTAG/SWD CLK. |
| Т | rdi | B8 | I | TTL | JTAG TDI. |
| Т | rdo | A10 | 0 | TTL | JTAG TDO and SWO. |
| Т | rms | В9 | I/O | TTL | JTAG TMS and SWDIO. |
| Ī | TRST | A8 | I | TTL | JTAG TRST. |

Table 19-7. Signals by Function, Except for GPIO (continued)

| Function | Pin Name | Pin Number | Pin Type | Buffer Type ^a | Description |
|----------|----------|---|----------|--------------------------|--|
| PWM | Fault | F2 | I | TTL | PWM Fault. |
| | PWM0 | M9 | 0 | TTL | PWM 0. This signal is controlled by PWM Generator 0. |
| | PWM1 | H12 | 0 | TTL | PWM 1. This signal is controlled by PWM Generator 0. |
| Power | GND | B6 C4 C5 F10 F11 F12 H3 J3 J10 K5 K6 K10 | - | Power | Ground reference for logic and I/O pins. |
| | GNDA | A5 B5 | - | Power | The ground reference for the analog circuits (ADC, Analog Comparators, etc.). These are separated from GND to minimize the electrical noise contained on VDD from affecting the analog functions. |
| | LDO | E3 | - | Power | Low drop-out regulator output voltage. This pin requires an external capacitor between the pin and GND of 1 µF or greater. When the on-chip LDO is used to provide power to the logic, the LDO pin must also be connected to the VDD25 pins at the board level in addition to the decoupling capacitor(s). |
| | VDD | L12 | - | Power | Positive supply for I/O and some logic. |
| | VDD25 | C3 D3 F3 G3 | - | Power | Positive supply for most of the logic function, including the processor core and most peripherals. |
| | VDD33 | E10 G10 G11 G12 H10 K7 K8 | - | Power | Positive supply for I/O and some logic. |
| | VDDA | C6 C7 | - | Power | The positive supply (3.3 V) for the analog circuits (ADC, Analog Comparators, etc.). These are separated from VDD to minimize the electrical noise contained on VDD from affecting the analog functions. VDDA pins must be connected to 3.3 V, regardless of system implementation. |
| SSI | SSI0Clk | M4 | I/O | TTL | SSI module 0 clock. |
| | SSI0Fss | L4 | I/O | TTL | SSI module 0 frame. |
| | SSI0Rx | L5 | I | TTL | SSI module 0 receive. |
| | SSI0Tx | M5 | 0 | TTL | SSI module 0 transmit. |

Table 19-7. Signals by Function, Except for GPIO (continued)

| Function | Pin Name | Pin Number | Pin Type | Buffer Type ^a | Description |
|-------------------------|----------|------------|----------|--------------------------|---|
| System Control & Clocks | CMOD0 | E11 | I | TTL | CPU Mode bit 0. Input must be set to logic 0 (grounded); other encodings reserved. |
| | CMOD1 | B10 | I | TTL | CPU Mode bit 1. Input must be set to logic 0 (grounded); other encodings reserved. |
| | osc0 | L11 | I | Analog | Main oscillator crystal input or an external clock reference input. |
| | osc1 | M11 | 0 | Analog | Main oscillator crystal output. Leave unconnected when using a single-ended clock source. |
| | RST | H11 | I | TTL | System reset input. |
| UART | U0Rx | L3 | I | TTL | UART module 0 receive. When in IrDA mode, this signal has IrDA modulation. |
| | UOTx | M3 | 0 | TTL | UART module 0 transmit. When in IrDA mode, this signal has IrDA modulation. |
| | U1Rx | H2 | I | TTL | UART module 1 receive. When in IrDA mode, this signal has IrDA modulation. |
| | U1Tx | H1 | 0 | TTL | UART module 1 transmit. When in IrDA mode, this signal has IrDA modulation. |

a. The TTL designation indicates the pin has TTL-compatible voltage levels.

Table 19-8. GPIO Pins and Alternate Functions

| 10 | Pin Number | Multiplexed Function | Multiplexed Function |
|-----|------------|----------------------|----------------------|
| PA0 | L3 | UORx | |
| PA1 | M3 | UOTx | |
| PA2 | M4 | SSI0Clk | |
| PA3 | L4 | SSI0Fss | |
| PA4 | L5 | SSIORx | |
| PA5 | M5 | SSIOTx | |
| PA6 | L6 | CCP1 | |
| PB0 | E12 | CCP0 | |
| PB1 | D12 | CCP2 | |
| PB2 | C11 | I2C0SCL | |
| PB3 | C12 | I2C0SDA | |
| PB4 | A6 | C0- | |
| PB5 | B7 | C1- | |
| PB6 | A7 | C0+ | |
| PB7 | A8 | TRST | |
| PC0 | A9 | TCK | SWCLK |
| PC1 | B9 | TMS | SWDIO |
| PC2 | B8 | TDI | |
| PC3 | A10 | TDO | SWO |
| PC4 | L1 | | |
| PC5 | M1 | C1+ | |
| PC6 | M2 | CCP3 | |
| PC7 | L2 | | |

Table 19-8. GPIO Pins and Alternate Functions (continued)

| 10 | Pin Number | Multiplexed Function | Multiplexed Function |
|-----|------------|----------------------|----------------------|
| PD0 | G1 | CAN0Rx | |
| PD1 | G2 | CAN0Tx | |
| PD2 | H2 | UlRx | |
| PD3 | H1 | UlTx | |
| PD4 | E1 | | |
| PD5 | E2 | | |
| PD6 | F2 | Fault | |
| PD7 | F1 | C0o | |
| PE0 | A11 | | |
| PE1 | B12 | | |
| PE2 | B11 | | |
| PE3 | A12 | | |
| PF0 | M9 | PWM0 | |
| PF1 | H12 | PWM1 | |
| PF2 | J11 | | |
| PF3 | J12 | | |
| PF4 | L9 | | |
| PF5 | L8 | | |
| PF6 | M8 | | |
| PF7 | K4 | | |
| PG0 | K1 | | |
| PG1 | K2 | | |
| PH0 | C9 | | |
| PH1 | C8 | | |
| PH2 | D11 | | |
| PH3 | D10 | | |

20 Operating Characteristics

Table 20-1. Temperature Characteristics

| Characteristic | Symbol | Value | Unit |
|--|----------------|-------------|------|
| Industrial operating temperature range | T _A | -40 to +85 | °C |
| Extended operating temperature range | T _A | -40 to +105 | °C |
| Unpowered storage temperature range | T _S | -65 to +150 | °C |

Table 20-2. Thermal Characteristics

| Characteristic | Symbol | Value | Unit |
|---|----------------|-------------------------------------|------|
| Thermal resistance (junction to ambient) ^a | Θ_{JA} | 34 | °C/W |
| Average junction temperature ^b | T _J | $T_A + (P_{AVG} \cdot \Theta_{JA})$ | °C |

a. Junction to ambient thermal resistance θ_{JA} numbers are determined by a package simulator.

Table 20-3. ESD Absolute Maximum Ratings^a

| Parameter Name | Min | Nom | Max | Unit |
|---------------------|-----|-----|-----|------|
| V _{ESDHBM} | - | - | 2.0 | kV |
| V _{ESDCDM} | - | - | 1.0 | kV |
| V _{ESDMM} | - | - | 100 | V |

a. All Stellaris parts are ESD tested following the JEDEC standard.

b. Power dissipation is a function of temperature.

21 Electrical Characteristics

21.1 DC Characteristics

21.1.1 Maximum Ratings

The maximum ratings are the limits to which the device can be subjected without permanently damaging the device.

Note: The device is not guaranteed to operate properly at the maximum ratings.

Table 21-1. Maximum Ratings

| Characteristic | Symbol | | Value | | |
|---|-------------------|------|-------|----|--|
| a | | Min | Max | | |
| I/O supply voltage (V _{DD}) | V _{DD} | 0 | 4 | V | |
| Core supply voltage (V _{DD25}) | V _{DD25} | 0 | 3 | V | |
| Analog supply voltage (V _{DDA}) | V_{DDA} | 0 | 4 | V | |
| Input voltage | V _{IN} | -0.3 | 5.5 | V | |
| Maximum current per output pins | 1 | - | 25 | mA | |

a. Voltages are measured with respect to GND.

Important: This device contains circuitry to protect the inputs against damage due to high-static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum-rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused inputs are connected to an appropriate logic voltage level (for example, either \mbox{GND} or $\mbox{V}_{\mbox{DD}}$).

21.1.2 Recommended DC Operating Conditions

For special high-current applications, the GPIO output buffers may be used with the following restrictions. With the GPIO pins configured as 8-mA output drivers, a total of four GPIO outputs may be used to sink current loads up to 18 mA each. At 18-mA sink current loading, the V_{OL} value is specified as 1.2 V. The high-current GPIO package pins must be selected such that there are only a maximum of two per side of the physical package or BGA pin group with the total number of high-current GPIO outputs not exceeding four for the entire package.

Table 21-2. Recommended DC Operating Conditions

| Parameter | Parameter Name | Min | Nom | Max | Unit |
|------------------------------|---------------------------|------|-----|------|------|
| V _{DD} | I/O supply voltage | 3.0 | 3.3 | 3.6 | V |
| V _{DD25} | Core supply voltage | 2.25 | 2.5 | 2.75 | V |
| V_{DDA} | Analog supply voltage | 3.0 | 3.3 | 3.6 | V |
| V _{IH} | High-level input voltage | 2.0 | - | 5.0 | V |
| V _{IL} | Low-level input voltage | -0.3 | - | 1.3 | V |
| V _{OH} ^a | High-level output voltage | 2.4 | - | - | V |
| V _{OL} ^a | Low-level output voltage | - | - | 0.4 | V |

Table 21-2. Recommended DC Operating Conditions (continued)

| Parameter | Parameter Name | Min | Nom | Max | Unit |
|-----------------|---|-----|-----|-----|------|
| I _{OH} | High-level source current, V _{OH} =2.4 V | | | | |
| | 2-mA Drive | 2.0 | - | - | mA |
| | 4-mA Drive | 4.0 | - | - | mA |
| | 8-mA Drive | 8.0 | - | - | mA |
| I _{OL} | Low-level sink current, V _{OL} =0.4 V | | | | |
| | 2-mA Drive | 2.0 | - | - | mA |
| | 4-mA Drive | 4.0 | - | - | mA |
| | 8-mA Drive | 8.0 | - | - | mA |

a. V_{OL} and V_{OH} shift to 1.2 V when using high-current GPIOs.

21.1.3 On-Chip Low Drop-Out (LDO) Regulator Characteristics

Table 21-3. LDO Regulator Characteristics

| Parameter | Parameter Name | Min | Nom | Max | Unit |
|---------------------|--|------|-----|------|------|
| V _{LDOOUT} | Programmable internal (logic) power supply output value | 2.25 | 2.5 | 2.75 | V |
| | Output voltage accuracy | - | 2% | - | % |
| t _{PON} | Power-on time | - | - | 100 | μs |
| t _{ON} | Time on | - | - | 200 | μs |
| t _{OFF} | Time off | - | - | 100 | μs |
| V _{STEP} | Step programming incremental voltage | - | 50 | - | mV |
| C _{LDO} | External filter capacitor size for internal power supply | 1.0 | - | 3.0 | μF |

21.1.4 GPIO Module Characteristics

Table 21-4. GPIO Module DC Characteristics

| Parameter | Parameter Name | Min | Nom | Max | Unit |
|---------------------|----------------------------------|-----|-----|-----|------|
| R _{GPIOPU} | GPIO internal pull-up resistor | 50 | - | 110 | kΩ |
| R _{GPIOPD} | GPIO internal pull-down resistor | 55 | - | 180 | kΩ |

21.1.5 Power Specifications

The power measurements specified in the tables that follow are run on the core processor using SRAM with the following specifications (except as noted):

- V_{DD} = 3.3 V
- $V_{DD25} = 2.50 \text{ V}$
- V_{DDA} = 3.3 V
- Temperature = 25°C
- Clock Source (MOSC) =3.579545 MHz Crystal Oscillator
- Main oscillator (MOSC) = enabled

■ Internal oscillator (IOSC) = disabled

Table 21-5. Detailed Power Specifications

| Parameter | Parameter Name | Conditions | 3.3 V | V _{DD} , V _{DDA} | 2.5 | V V _{DD25} | Unit |
|---------------------------|---------------------------|------------------------------------|-------|------------------------------------|------|----------------------|------|
| | | | Nom | Max | Nom | Max | |
| I _{DD_RUN} | Run mode 1 | V _{DD25} = 2.50 V | 3 | pending ^a | 64 | pending ^a | mA |
| | (Flash loop) | Code= while(1){} executed in Flash | | | | | |
| | | Peripherals = All ON | | | | | |
| | | System Clock = 25 MHz (with PLL) | | | | | |
| | Run mode 2 | V _{DD25} = 2.50 V | 0 | pending ^a | 33 | pending ^a | mA |
| | (Flash loop) | Code= while(1){} executed in Flash | | | | | |
| | | Peripherals = All OFF | | | | | |
| | | System Clock = 25 MHz (with PLL) | | | | | |
| | Run mode 1 (SRAM loop) | V _{DD25} = 2.50 V | 3 | pending ^a | 57 | pending ^a | mA |
| | | Code= while(1){} executed in SRAM | | | | | |
| | | Peripherals = All ON | | | | | |
| | | System Clock = 25 MHz (with PLL) | | | | | |
| | Run mode 2 | V _{DD25} = 2.50 V | 0 | pending ^a | 27 | pending ^a | mA |
| | (SRAM loop) | Code= while(1){} executed in SRAM | | | | | |
| | | Peripherals = All OFF | | | | | |
| | | System Clock = 25 MHz (with PLL) | | | | | |
| I _{DD_SLEEP} | Sleep mode | V _{DD25} = 2.50 V | 0 | pending ^a | 12 | pending ^a | mA |
| | | Peripherals = All OFF | | | | | |
| | | System Clock = 25 MHz (with PLL) | | | | | |
| I _{DD_DEEPSLEEP} | Deep-Sleep mode | LDO = 2.25 V | 0.14 | pending ^a | 0.18 | pending ^a | mA |
| | | Peripherals = All OFF | | | | | |
| | | System Clock = IOSC30KHZ/64 | | | | | |

a. Pending characterization completion.

21.1.6 Flash Memory Characteristics

Table 21-6. Flash Memory Characteristics

| Parameter | Parameter Name | Min | Nom | Max | Unit |
|--------------------|--|--------|---------|-----|--------|
| PE _{CYC} | Number of guaranteed program/erase cycles before failure ^a | 10,000 | 100,000 | - | cycles |
| T _{RET} | Data retention at average operating temperature of 85°C (industrial) or 105°C (extended) | 10 | - | - | years |
| T _{PROG} | Word program time | 20 | - | - | μs |
| T _{ERASE} | Page erase time | 20 | - | - | ms |
| T _{ME} | Mass erase time | - | - | 250 | ms |


a. A program/erase cycle is defined as switching the bits from 1-> 0 -> 1.

21.2 AC Characteristics

21.2.1 Load Conditions

Unless otherwise specified, the following conditions are true for all timing measurements. Timing measurements are for 4-mA drive strength.

Figure 21-1. Load Conditions



21.2.2 Clocks

Table 21-7. Phase Locked Loop (PLL) Characteristics

| Parameter | Parameter Name | Min | Nom | Max | Unit |
|--------------------------|---------------------------------------|----------|-----|-------|------|
| f _{ref_crystal} | Crystal reference ^a | 3.579545 | - | 8.192 | MHz |
| f _{ref_ext} | External clock reference ^a | 3.579545 | - | 8.192 | MHz |
| f _{pll} | PLL frequency ^b | - | 400 | - | MHz |
| T _{READY} | PLL lock time | - | - | 0.5 | ms |

a. The exact value is determined by the crystal value programmed into the XTAL field of the Run-Mode Clock Configuration (RCC) register.

Table 21-8 on page 528 shows the actual frequency of the PLL based on the crystal frequency used (defined by the XTAL field in the **RCC** register).

Table 21-8. Actual PLL Frequency

| XTAL | Crystal Frequency (MHz) | PLL Frequency (MHz) | Error |
|------|-------------------------|---------------------|---------|
| 0x4 | 3.5795 | 400.904 | 0.0023% |
| 0x5 | 3.6864 | 398.1312 | 0.0047% |
| 0x6 | 4.0 | 400 | - |
| 0x7 | 4.096 | 401.408 | 0.0035% |
| 0x8 | 4.9152 | 398.1312 | 0.0047% |
| 0x9 | 5.0 | 400 | - |
| 0xA | 5.12 | 399.36 | 0.0016% |
| 0xB | 6.0 | 400 | - |
| 0xC | 6.144 | 399.36 | 0.0016% |
| 0xD | 7.3728 | 398.1312 | 0.0047% |
| 0xE | 8.0 | 400 | 0.0047% |
| 0xF | 8.192 | 398.6773333 | 0.0033% |

b. PLL frequency is automatically calculated by the hardware based on the \mathtt{XTAL} field of the RCC register.

Table 21-9. Clock Characteristics

| Parameter | Parameter Name | Min | Nom | Max | Unit |
|---------------------------------|---|-----|-----|-------|------|
| f _{IOSC} | Internal 12 MHz oscillator frequency | 8.4 | 12 | 15.6 | MHz |
| f _{IOSC30KHZ} | Internal 30 KHz oscillator frequency | 15 | 30 | 45 | KHz |
| f _{MOSC} | Main oscillator frequency | 1 | - | 8.192 | MHz |
| t _{MOSC_per} | Main oscillator period | 125 | - | 1000 | ns |
| f _{ref_crystal_bypass} | Crystal reference using the main oscillator (PLL in BYPASS mode) ^a | 1 | - | 8.192 | MHz |
| f _{ref_ext_bypass} | External clock reference (PLL in BYPASS mode) ^a | 0 | - | 25 | MHz |
| f _{system_clock} | System clock | 0 | - | 25 | MHz |

a. The ADC must be clocked from the PLL or directly from a 16-MHz clock source to operate properly.

Table 21-10. Crystal Characteristics

| Parameter Name | | Value | | | | | |
|--|----------|----------|----------|----------|--------|--|--|
| Frequency | 8 | 6 | 4 | 3.5 | MHz | | |
| Frequency tolerance | ±50 | ±50 | ±50 | ±50 | ppm | | |
| Aging | ±5 | ±5 | ±5 | ±5 | ppm/yr | | |
| Oscillation mode | Parallel | Parallel | Parallel | Parallel | - | | |
| Temperature stability (-40°C to 85°C) | ±25 | ±25 | ±25 | ±25 | ppm | | |
| Temperature stability (-40°C to 105°C) | ±25 | ±25 | ±25 | ±25 | ppm | | |
| Motional capacitance (typ) | 27.8 | 37.0 | 55.6 | 63.5 | pF | | |
| Motional inductance (typ) | 14.3 | 19.1 | 28.6 | 32.7 | mH | | |
| Equivalent series resistance (max) | 120 | 160 | 200 | 220 | Ω | | |
| Shunt capacitance (max) | 10 | 10 | 10 | 10 | pF | | |
| Load capacitance (typ) | 16 | 16 | 16 | 16 | pF | | |
| Drive level (typ) | 100 | 100 | 100 | 100 | μW | | |

21.2.2.1 System Clock Specifications with ADC Operation

Table 21-11. System Clock Characteristics with ADC Operation

| Parameter | Parameter Name | Min | Nom | Max | Unit |
|---------------------|--|-----|-----|-----|------|
| f _{sysadc} | System clock frequency when the ADC module is operating (when PLL is bypassed) | 16 | - | - | MHz |

21.2.3 JTAG and Boundary Scan


Table 21-12. JTAG Characteristics

| Parameter No. | Parameter | Parameter Name | Min | Nom | Max | Unit |
|---------------|-----------------------|---------------------------------|-----|------------------|-----|------|
| J1 | f _{TCK} | TCK operational clock frequency | 0 | - | 10 | MHz |
| J2 | t _{TCK} | TCK operational clock period | 100 | - | - | ns |
| J3 | t _{TCK_LOW} | TCK clock Low time | - | t _{TCK} | - | ns |
| J4 | t _{TCK_HIGH} | TCK clock High time | - | t _{TCK} | - | ns |
| J5 | t _{TCK_R} | TCK rise time | 0 | - | 10 | ns |

Table 21-12. JTAG Characteristics (continued)

| Parameter No. | Parameter | Parameter Name | Min | Nom | Max | Unit |
|----------------------|--------------------------|-----------------------------------|-----|-----|-----|------|
| J6 | t _{TCK_F} | TCK fall time | 0 | - | 10 | ns |
| J7 | t _{TMS_SU} | TMS setup time to TCK rise | 20 | - | - | ns |
| J8 | t _{TMS_HLD} | TMS hold time from TCK rise | 20 | - | - | ns |
| J9 | t _{TDI_SU} | TDI setup time to TCK rise | 25 | - | - | ns |
| J10 | t _{TDI_HLD} | TDI hold time from TCK rise | 25 | - | - | ns |
| J11 | тск fall to Data | 2-mA drive | - | 23 | 35 | ns |
| t _{TDO_ZDV} | Valid from High-Z | 4-mA drive |] | 15 | 26 | ns |
| _ | | 8-mA drive |] | 14 | 25 | ns |
| | | 8-mA drive with slew rate control |] | 18 | 29 | ns |
| J12 | тск fall to Data | 2-mA drive | - | 21 | 35 | ns |
| t _{TDO_DV} | Valid from Data Valid | 4-mA drive |] | 14 | 25 | ns |
| _ | Valid | 8-mA drive |] | 13 | 24 | ns |
| | | 8-mA drive with slew rate control |] | 18 | 28 | ns |
| J13 | тск fall to High-Z | 2-mA drive | - | 9 | 11 | ns |
| t _{TDO_DVZ} | from Data Valid | 4-mA drive |] | 7 | 9 | ns |
| _ | | 8-mA drive |] | 6 | 8 | ns |
| | | 8-mA drive with slew rate control | 1 | 7 | 9 | ns |
| J14 | t _{TRST} | TRST assertion time | 100 | - | - | ns |
| J15 | t _{TRST_SU} | TRST setup time to TCK rise | 10 | - | - | ns |

Figure 21-2. JTAG Test Clock Input Timing







Figure 21-3. JTAG Test Access Port (TAP) Timing

Figure 21-4. JTAG TRST Timing



21.2.4 Reset

Table 21-13. Reset Characteristics

| Parameter No. | Parameter | Parameter Name | Min | Nom | Max | Unit |
|---------------|----------------------|---|------|-----|------|------|
| R1 | V _{TH} | Reset threshold | - | 2.0 | - | V |
| R2 | V _{BTH} | Brown-Out threshold | 2.85 | 2.9 | 2.95 | V |
| R3 | T _{POR} | Power-On Reset timeout | - | 10 | - | ms |
| R4 | T _{BOR} | Brown-Out timeout | - | 500 | - | μs |
| R5 | T _{IRPOR} | Internal reset timeout after POR | 6 | - | 11 | ms |
| R6 | T _{IRBOR} | Internal reset timeout after BOR ^a | 0 | - | 1 | μs |
| R7 | T _{IRHWR} | Internal reset timeout after hardware reset (RST pin) | 0 | - | 1 | ms |
| R8 | T _{IRSWR} | Internal reset timeout after software-initiated system reset ^a | 2.5 | - | 20 | μs |
| R9 | T _{IRWDR} | Internal reset timeout after watchdog reset ^a | 2.5 | - | 20 | μs |
| R10 | T _{VDDRISE} | Supply voltage (V _{DD}) rise time (0V-3.3V) | - | - | 250 | μs |
| R11 | T _{MIN} | Minimum RST pulse width | 2 | - | - | μs |

a. 20 * t _{MOSC_per}

Figure 21-5. External Reset Timing (RST)




Figure 21-6. Power-On Reset Timing




Figure 21-7. Brown-Out Reset Timing




Figure 21-8. Software Reset Timing





Figure 21-9. Watchdog Reset Timing



21.2.5 Sleep Modes

Table 21-14. Sleep Modes AC Characteristics^a

| Parameter No | Parameter | Parameter Name | Min | Nom | Max | Unit |
|--------------|-------------------------|--|-----|-----|--------------------|---------------|
| D1 | t _{WAKE_S} | Time to wake from interrupt in sleep or deep-sleep mode, not using the PLL | - | - | 7 | system clocks |
| D2 | t _{WAKE_PLL_S} | Time to wake from interrupt in sleep or deep-sleep mode when using the PLL | - | - | T _{READY} | ms |

a. Values in this table assume the IOSC is the clock source during sleep or deep-sleep mode.

21.2.6 General-Purpose I/O (GPIO)

Note: All GPIOs are 5 V-tolerant.

Table 21-15. GPIO Characteristics

| Parameter | Parameter Name | Condition | Min | Nom | Max | Unit |
|--------------------|---------------------------------------|-----------------------------------|-----|-----|-----|------|
| t _{GPIOR} | GPIO Rise Time | 2-mA drive | - | 17 | 26 | ns |
| | (from 20% to 80% of V _{DD}) | 4-mA drive | | 9 | 13 | ns |
| | (S. 4 _{DD}) | 8-mA drive | | 6 | 9 | ns |
| | | 8-mA drive with slew rate control | | 10 | 12 | ns |
| t _{GPIOF} | GPIO Fall Time | 2-mA drive | - | 17 | 25 | ns |
| | (from 80% to 20% of V _{DD}) | 4-mA drive | | 8 | 12 | ns |
| | | 8-mA drive | | 6 | 10 | ns |
| | | 8-mA drive with slew rate control | | 11 | 13 | ns |

21.2.7 Analog-to-Digital Converter

Table 21-16. ADC Characteristics^a

| Parameter | Parameter Name | Min | Nom | Max | Unit |
|----------------------|---|----------|-----|-----|------|
| V _{ADCIN} | Maximum single-ended, full-scale analog input voltage | - | - | 3.0 | V |
| | Minimum single-ended, full-scale analog input voltage | 0.0 | - | - | V |
| | Maximum differential, full-scale analog input voltage | - | - | 1.5 | V |
| | Minimum differential, full-scale analog input voltage | 0.0 | - | - | V |
| N | Resolution | | 10 | | bits |
| f _{ADC} | ADC internal clock frequency ^b | 14 16 18 | | | MHz |
| t _{ADCCONV} | Conversion time ^c | | | | μs |

Table 21-16. ADC Characteristics (continued)

| Parameter | Parameter Name | Min | Nom | Max | Unit |
|----------------------|---|-----|-----|------|---------------|
| f _{ADCCONV} | Conversion rate ^c | | | | k samples/s |
| t _{LT} | Latency from trigger to start of conversion | - | 2 | - | system clocks |
| Ι _L | ADC input leakage | - | - | ±3.0 | μΑ |
| R _{ADC} | ADC equivalent resistance | - | - | 10 | kΩ |
| C _{ADC} | ADC equivalent capacitance | 0.9 | 1.0 | 1.1 | pF |
| E _L | Integral nonlinearity error | - | - | ±1 | LSB |
| E _D | Differential nonlinearity error | - | - | ±1 | LSB |
| E _O | Offset error | - | - | ±1 | LSB |
| E _G | Full-scale gain error | - | - | ±3 | LSB |
| E _{TS} | Temperature sensor accuracy | - | - | ±5 | °C |

a. The ADC reference voltage is 3.0 V. This reference voltage is internally generated from the 3.3 VDDA supply by a band gap circuit.

Figure 21-10. ADC Input Equivalency Diagram




Table 21-17. ADC Module Internal Reference Characteristics

| Parameter | Parameter Name | Min | Nom | Max | Unit |
|-------------------|------------------------------------|-----|-----|------|------|
| V _{REFI} | Internal voltage reference for ADC | - | 3.0 | - | V |
| E _{IR} | Internal voltage reference error | - | - | ±2.5 | % |

21.2.8 Synchronous Serial Interface (SSI)

Table 21-18. SSI Characteristics

| Parameter No. | Parameter | Parameter Name | Min | Nom | Max | Unit |
|---------------|----------------------|-------------------|-----|-----|-------|---------------|
| S1 | t _{clk_per} | SSIC1k cycle time | 2 | - | 65024 | system clocks |

b. The ADC must be clocked from the PLL or directly from an external clock source to operate properly.

c. The conversion time and rate scale from the specified number if the ADC internal clock frequency is any value other than 16 MHz.

Table 21-18. SSI Characteristics (continued)

| Parameter No. | Parameter | Parameter Name | Min | Nom | Max | Unit |
|---------------|-----------------------|-----------------------------------|-----|-----|-----|---------------|
| S2 | t _{clk_high} | SSIClk high time | - | 0.5 | - | t clk_per |
| S3 | t _{clk_low} | SSIC1k low time | - | 0.5 | - | t clk_per |
| S4 | t _{clkrf} | SSIC1k rise/fall time | - | 7.4 | 26 | ns |
| S5 | t _{DMd} | Data from master valid delay time | 0 | - | 1 | system clocks |
| S6 | t _{DMs} | Data from master setup time | 1 | - | - | system clocks |
| S7 | t _{DMh} | Data from master hold time | 2 | - | - | system clocks |
| S8 | t _{DSs} | Data from slave setup time | 1 | - | - | system clocks |
| S9 | t _{DSh} | Data from slave hold time | 2 | - | - | system clocks |

Figure 21-11. SSI Timing for TI Frame Format (FRF=01), Single Transfer Timing Measurement





Figure 21-12. SSI Timing for MICROWIRE Frame Format (FRF=10), Single Transfer






Figure 21-13. SSI Timing for SPI Frame Format (FRF=00), with SPH=1

21.2.9 Inter-Integrated Circuit (I²C) Interface

Table 21-19. I²C Characteristics


| Parameter No. | Parameter | Parameter Name | Min | Nom | Max | Unit |
|------------------|-------------------|--|-----|-----|--------------|---------------|
| I1 ^a | t _{SCH} | Start condition hold time | 36 | - | - | system clocks |
| I2 ^a | t _{LP} | Clock Low period | 36 | - | - | system clocks |
| I3 ^b | t _{SRT} | I2CSCL/I2CSDA rise time (V $_{IL}$ =0.5 V to V $_{IH}$ =2.4 V) | - | - | (see note b) | ns |
| I4 ^a | t _{DH} | Data hold time | 2 | - | - | system clocks |
| 15 ^c | t _{SFT} | I2CSCL/I2CSDA fall time (V $_{IH}$ =2.4 V to V $_{IL}$ =0.5 V) | - | 9 | 10 | ns |
| I6 ^a | t _{HT} | Clock High time | 24 | - | - | system clocks |
| I7 ^a | t _{DS} | Data setup time | 18 | - | - | system clocks |
| I8 ^a | t _{scsr} | Start condition setup time (for repeated start condition only) | 36 | - | - | system clocks |
| I9 ^a | t _{SCS} | Stop condition setup time | 24 | - | - | system clocks |

a. Values depend on the value programmed into the TPR bit in the I²C Master Timer Period (I2CMTPR) register; a TPR programmed for the maximum I2CSCL frequency (TPR=0x2) results in a minimum output timing as shown in the table above. The I²C interface is designed to scale the actual data transition time to move it to the middle of the I2CSCL Low period. The actual position is affected by the value programmed into the TPR; however, the numbers given in the above values are minimum values.

b. Because I2CSCL and I2CSDA are open-drain-type outputs, which the controller can only actively drive Low, the time I2CSCL or I2CSDA takes to reach a high level depends on external signal capacitance and pull-up resistor values.

c. Specified at a nominal 50 pF load.

Figure 21-14. I²C Timing



21.2.10 Analog Comparator

Table 21-20. Analog Comparator Characteristics

| Parameter | Parameter Name | Min | Nom | Max | Unit |
|------------------|--|-----|-----|----------------------|------|
| V _{OS} | Input offset voltage | - | ±10 | ±25 | mV |
| V _{CM} | Input common mode voltage range | 0 | - | V _{DD} -1.5 | V |
| C _{MRR} | Common mode rejection ratio | 50 | - | - | dB |
| T _{RT} | Response time | - | - | 1 | μs |
| T _{MC} | Comparator mode change to Output Valid | - | - | 10 | μs |

Table 21-21. Analog Comparator Voltage Reference Characteristics

| Parameter | Parameter Name | Min | Nom | Max | Unit |
|-----------------|------------------------------|-----|---------------------|------|------|
| R _{HR} | Resolution high range | - | V _{DD} /31 | - | LSB |
| R _{LR} | Resolution low range | - | V _{DD} /23 | - | LSB |
| A _{HR} | Absolute accuracy high range | - | - | ±1/2 | LSB |
| A _{LR} | Absolute accuracy low range | - | - | ±1/4 | LSB |

A Serial Flash Loader

A.1 Serial Flash Loader

The Stellaris® serial flash loader is a preprogrammed flash-resident utility used to download code to the flash memory of a device without the use of a debug interface. The serial flash loader uses a simple packet interface to provide synchronous communication with the device. The flash loader runs off the crystal and does not enable the PLL, so its speed is determined by the crystal used. The two serial interfaces that can be used are the UART0 and SSI0 interfaces. For simplicity, both the data format and communication protocol are identical for both serial interfaces.

A.2 Interfaces

Once communication with the flash loader is established via one of the serial interfaces, that interface is used until the flash loader is reset or new code takes over. For example, once you start communicating using the SSI port, communications with the flash loader via the UART are disabled until the device is reset.

A.2.1 UART

The Universal Asynchronous Receivers/Transmitters (UART) communication uses a fixed serial format of 8 bits of data, no parity, and 1 stop bit. The baud rate used for communication is automatically detected by the flash loader and can be any valid baud rate supported by the host and the device. The auto detection sequence requires that the baud rate should be no more than 1/32 the crystal frequency of the board that is running the serial flash loader. This is actually the same as the hardware limitation for the maximum baud rate for any UART on a Stellaris[®] device which is calculated as follows:

Max Baud Rate = System Clock Frequency / 16

In order to determine the baud rate, the serial flash loader needs to determine the relationship between its own crystal frequency and the baud rate. This is enough information for the flash loader to configure its UART to the same baud rate as the host. This automatic baud-rate detection allows the host to use any valid baud rate that it wants to communicate with the device.

The method used to perform this automatic synchronization relies on the host sending the flash loader two bytes that are both 0x55. This generates a series of pulses to the flash loader that it can use to calculate the ratios needed to program the UART to match the host's baud rate. After the host sends the pattern, it attempts to read back one byte of data from the UART. The flash loader returns the value of 0xCC to indicate successful detection of the baud rate. If this byte is not received after at least twice the time required to transfer the two bytes, the host can resend another pattern of 0x55, 0x55, and wait for the 0xCC byte again until the flash loader acknowledges that it has received a synchronization pattern correctly. For example, the time to wait for data back from the flash loader should be calculated as at least 2*(20(bits/sync)/baud rate (bits/sec)). For a baud rate of 115200, this time is 2*(20/115200) or 0.35 ms.

A.2.2 SSI

The Synchronous Serial Interface (SSI) port also uses a fixed serial format for communications, with the framing defined as Motorola format with SPH set to 1 and SPO set to 1. See "Frame Formats" on page 333 in the SSI chapter for more information on formats for this transfer protocol. Like the UART, this interface has hardware requirements that limit the maximum speed that the SSI clock can run. This allows the SSI clock to be at most 1/12 the crystal frequency of the board running

the flash loader. Since the host device is the master, the SSI on the flash loader device does not need to determine the clock as it is provided directly by the host.

A.3 Packet Handling

All communications, with the exception of the UART auto-baud, are done via defined packets that are acknowledged (ACK) or not acknowledged (NAK) by the devices. The packets use the same format for receiving and sending packets, including the method used to acknowledge successful or unsuccessful reception of a packet.

A.3.1 Packet Format

All packets sent and received from the device use the following byte-packed format.

```
struct
{
  unsigned char ucSize;
  unsigned char ucCheckSum;
  unsigned char Data[];
};
```

ucSize The first byte received holds the total size of the transfer including

the size and checksum bytes.

ucChecksum This holds a simple checksum of the bytes in the data buffer only.

The algorithm is Data[0]+Data[1]+...+ Data[ucSize-3].

Data This is the raw data intended for the device, which is formatted in

some form of command interface. There should be ucSize-2 bytes of data provided in this buffer to or from the device.

A.3.2 Sending Packets

The actual bytes of the packet can be sent individually or all at once; the only limitation is that commands that cause flash memory access should limit the download sizes to prevent losing bytes during flash programming. This limitation is discussed further in the section that describes the serial flash loader command, COMMAND_SEND_DATA (see "COMMAND_SEND_DATA (0x24)" on page 541).

Once the packet has been formatted correctly by the host, it should be sent out over the UART or SSI interface. Then the host should poll the UART or SSI interface for the first non-zero data returned from the device. The first non-zero byte will either be an ACK (0xCC) or a NAK (0x33) byte from the device indicating the packet was received successfully (ACK) or unsuccessfully (NAK). This does not indicate that the actual contents of the command issued in the data portion of the packet were valid, just that the packet was received correctly.

A.3.3 Receiving Packets

The flash loader sends a packet of data in the same format that it receives a packet. The flash loader may transfer leading zero data before the first actual byte of data is sent out. The first non-zero byte is the size of the packet followed by a checksum byte, and finally followed by the data itself. There is no break in the data after the first non-zero byte is sent from the flash loader. Once the device communicating with the flash loader receives all the bytes, it must either ACK or NAK the packet to indicate that the transmission was successful. The appropriate response after sending a NAK to the flash loader is to resend the command that failed and request the data again. If needed, the host may send leading zeros before sending down the ACK/NAK signal to the flash loader, as the

flash loader only accepts the first non-zero data as a valid response. This zero padding is needed by the SSI interface in order to receive data to or from the flash loader.

A.4 Commands

The next section defines the list of commands that can be sent to the flash loader. The first byte of the data should always be one of the defined commands, followed by data or parameters as determined by the command that is sent.

A.4.1 COMMAND_PING (0X20)

This command simply accepts the command and sets the global status to success. The format of the packet is as follows:

```
Byte[0] = 0x03;
Byte[1] = checksum(Byte[2]);
Byte[2] = COMMAND_PING;
```

The ping command has 3 bytes and the value for COMMAND_PING is 0x20 and the checksum of one byte is that same byte, making Byte[1] also 0x20. Since the ping command has no real return status, the receipt of an ACK can be interpreted as a successful ping to the flash loader.

A.4.2 COMMAND_GET_STATUS (0x23)

This command returns the status of the last command that was issued. Typically, this command should be sent after every command to ensure that the previous command was successful or to properly respond to a failure. The command requires one byte in the data of the packet and should be followed by reading a packet with one byte of data that contains a status code. The last step is to ACK or NAK the received data so the flash loader knows that the data has been read.

```
Byte[0] = 0x03
Byte[1] = checksum(Byte[2])
Byte[2] = COMMAND_GET_STATUS
```

A.4.3 COMMAND_DOWNLOAD (0x21)

This command is sent to the flash loader to indicate where to store data and how many bytes will be sent by the COMMAND_SEND_DATA commands that follow. The command consists of two 32-bit values that are both transferred MSB first. The first 32-bit value is the address to start programming data into, while the second is the 32-bit size of the data that will be sent. This command also triggers an erase of the full area to be programmed so this command takes longer than other commands. This results in a longer time to receive the ACK/NAK back from the board. This command should be followed by a COMMAND_GET_STATUS to ensure that the Program Address and Program size are valid for the device running the flash loader.

The format of the packet to send this command is a follows:

```
Byte[0] = 11
Byte[1] = checksum(Bytes[2:10])
Byte[2] = COMMAND_DOWNLOAD
Byte[3] = Program Address [31:24]
Byte[4] = Program Address [23:16]
Byte[5] = Program Address [15:8]
Byte[6] = Program Address [7:0]
Byte[7] = Program Size [31:24]
```

```
Byte[8] = Program Size [23:16]
Byte[9] = Program Size [15:8]
Byte[10] = Program Size [7:0]
```

A.4.4 COMMAND_SEND_DATA (0x24)

This command should only follow a COMMAND_DOWNLOAD command or another COMMAND_SEND_DATA command if more data is needed. Consecutive send data commands automatically increment address and continue programming from the previous location. The caller should limit transfers of data to a maximum 8 bytes of packet data to allow the flash to program successfully and not overflow input buffers of the serial interfaces. The command terminates programming once the number of bytes indicated by the COMMAND_DOWNLOAD command has been received. Each time this function is called it should be followed by a COMMAND_GET_STATUS to ensure that the data was successfully programmed into the flash. If the flash loader sends a NAK to this command, the flash loader does not increment the current address to allow retransmission of the previous data.

```
Byte[0] = 11
Byte[1] = checksum(Bytes[2:10])
Byte[2] = COMMAND_SEND_DATA
Byte[3] = Data[0]
Byte[4] = Data[1]
Byte[5] = Data[2]
Byte[6] = Data[3]
Byte[7] = Data[4]
Byte[8] = Data[5]
Byte[9] = Data[6]
Byte[10] = Data[7]
```

A.4.5 COMMAND_RUN (0x22)

This command is used to tell the flash loader to execute from the address passed as the parameter in this command. This command consists of a single 32-bit value that is interpreted as the address to execute. The 32-bit value is transmitted MSB first and the flash loader responds with an ACK signal back to the host device before actually executing the code at the given address. This allows the host to know that the command was received successfully and the code is now running.

```
Byte[0] = 7
Byte[1] = checksum(Bytes[2:6])
Byte[2] = COMMAND_RUN
Byte[3] = Execute Address[31:24]
Byte[4] = Execute Address[23:16]
Byte[5] = Execute Address[15:8]
Byte[6] = Execute Address[7:0]
```

A.4.6 COMMAND_RESET (0x25)

This command is used to tell the flash loader device to reset. This is useful when downloading a new image that overwrote the flash loader and wants to start from a full reset. Unlike the COMMAND_RUN command, this allows the initial stack pointer to be read by the hardware and set up for the new code. It can also be used to reset the flash loader if a critical error occurs and the host device wants to restart communication with the flash loader.

```
Byte[0] = 3
Byte[1] = checksum(Byte[2])
Byte[2] = COMMAND_RESET
```

The flash loader responds with an ACK signal back to the host device before actually executing the software reset to the device running the flash loader. This allows the host to know that the command was received successfully and the part will be reset.

B Register Quick Reference

| 04 | 20 | 00 | 00 | 0.7 | 00 | 0.5 | 0.4 | 1 00 | 00 | 04 | 00 | 40 | 40 | 47 | 40 |
|-------------|---------------------|--------------|-------------|-------------|----------|---------|---------|---------|-----------|----------|-----------|---------------------------------------|--------|---------|---------|
| 31 15 | 30 14 | 29 13 | 28 12 | 27 11 | 26 10 | 25 9 | 24 8 | 23 7 | 6 | 21 5 | 20 | 19 | 18 | 17 1 | 16 0 |
| | | | 12 | _ '' | 10 | 9 | 0 | L ' | 0 | 3 | 4 | | | ' | U |
| | Control 00F.E000 | | | | | | | | | | | | | | |
| DID0, type | RO, offset | 0x000, res | et - | | | | | | | | | | | | |
| | | VER | | | | | | | | | CL | ASS | | | |
| | | | | JOR | | | | | | | MIN | NOR | | | |
| PBORCTL | , type R/W, | offset 0x0 | 30, reset 0 | x0000.7FF |) | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | BORIOR | |
| LDOPCTL, | , type R/W, | offset 0x03 | 34, reset 0 | x0000.0000 | | | | | | | | | | | |
| | | | | | | | | | | | | \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ | ADJ | | |
| DIC type F | PO offeet (|)×050 *000 | + 0~0000 | 1000 | | | | | | | | V/ | ADJ | | |
| Kio, type r | RO, offset (| ixuou, rese | t uxuuuu.u | | | | | | | | | | | | |
| | | | | | | | | | PLLLRIS | | | | | BORRIS | |
| IMC type I | R/W, offset | 0v054 res | et 0v0000 | 0000 | | | | | FLLLINIS | | | | | BOINNO | |
| , type i | , 511361 | 1,007,163 | 0,0000. | | | | | | | | | | | | |
| | | | | | | | | | PLLLIM | | | | | BORIM | |
| MISC, type | R/W1C, of | ffset 0x058 | , reset 0x0 | 0000.0000 | | | | | | | | | | | |
| | , | | | | | | | | | | | | | | |
| | | | | | | | | | PLLLMIS | | | | | BORMIS | |
| RESC, typ | e R/W, offs | et 0x05C, r | eset - | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | | | SW | WDT | BOR | POR | EXT |
| RCC, type | R/W, offse | t 0x060, re: | set 0x078E | .3AD1 | | | | • | | | | | | | |
| | | | | ACG | | SYS | SDIV | | USESYSDIV | | USEPWMDIV | | PWMDIV | | |
| | | PWRDN | | BYPASS | | | X | ΓAL | | osc | SRC | | | IOSCDIS | MOSCDIS |
| PLLCFG, t | type RO, of | fset 0x064, | reset - | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | F | | | | | | | R | | |
| RCC2, type | e R/W, offs | et 0x070, r | eset 0x078 | 80.2810 | | | | | | | | | | | |
| USERCC2 | | | | | SYS | DIV2 | | | | | | | | | |
| | | PWRDN2 | | BYPASS2 | | | | | | OSCSRC2 | | | | | |
| DSLPCLK | CFG, type I | R/W, offset | 0x144, res | set 0x0780. | | | | | | | | | | | |
| | | | | | DSDIV | ORIDE | | | | | | | | | |
| DID4: | DO *** | • • • • | | | | | | | [| DSOSCSRO | ; | | | | |
| וטום, type | RO, offset | | et - | | | | | | | | 5.5 | TNO | | | |
| | VE | | | | F/ | AM | | | TEMP | | | TNO | ROHS | 01 | IAI |
| | RO, offset | | ot 0v007F | 0025 | | | | | TEMP | | PI | KG | KUHS | QL | JAL |
| DCu, type | NO, Uliset | UKUUO, FES | 61 UXUU/F. | UU2F | | | SD4 | MSZ | | | | | | | |
| | | | | | | | | SHSZ | | | | | | | |
| DC1. type | RO, offset | 0x010 res | et 0x0111 | 71BF | | | ILA | U1 10L | | | | | | | |
| · , type | , 511381 | 2.010, 100 | 0.0111. | | | | CAN0 | | | | PWM | | | | ADC |
| | MINSY | 'SDIV | | | | MAXAM | DCSPD | MPU | | TEMPSNS | PLL | WDT | SWO | SWD | JTAG |
| DC2, type | RO, offset | | et 0x0307. | 1013 | | | | 0 | | | | 1 | | | |
| , 7,50 | -, :::-30 | ., . 50 | | | | COMP1 | COMP0 | | | | | | TIMER2 | TIMER1 | TIMER0 |
| | | | I2C0 | | | | | | | | SSI0 | | | UART1 | UART0 |
| DC3, type | RO, offset | 0x018, res | | 87C3 | | | | | | | | | | 1 | |
| 32KHZ | | | | CCP3 | CCP2 | CCP1 | CCP0 | | | | | | ADC2 | ADC1 | ADC0 |
| PWMFAULT | | | | | | C1MINUS | C00 | COPLUS | COMINUS | | | | | PWM1 | PWM0 |
| - ' | | | | | . === | | | 1 | 1 | | | | | | |

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
|-----------|------------------------------|--------------|--------------|-------------|--------|-----------|--------|--------|-------|-------|---------|--------|--------|--------|--------|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| DC4, type | RO, offset | 0x01C, res | set 0x0000. | 00FF | | | | | | | | 1 | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | GPIOH | GPIOG | GPIOF | GPIOE | GPIOD | GPIOC | GPIOB | GPIOA |
| RCGC0, t | ype R/W, of | fset 0x100 | , reset 0x0 | 0000040 | | | | | | | | | | | |
| | | | | | | | CAN0 | | | | PWM | | | | ADC |
| | | | | | | MAXAI | DCSPD | | | | | WDT | | | |
| SCGC0, t | ype R/W, of | fset 0x110 | , reset 0x00 | 000040 | | | 1 | ı | | | | | | | 1 |
| | | | | | | | CAN0 | | | | PWM | NA/DT | | | ADC |
| D0000 4 | DAM | E4 0400 | | | | MAXAL | DCSPD | | | | | WDT | | | |
| DCGC0, t | ype R/W, of | TSET UX120 | , reset uxu | J000040 | | | CAN0 | | | | PWM | | | | ADC |
| | | | | | | | CANO | | | | FVVIVI | WDT | | | ADC |
| RCGC1. t | ype R/W, of | fset 0x104 | reset 0x0 | 000000 | | | | | | | | 1 **** | | | |
| .,,,, | урстат, с. | | , | | | COMP1 | COMP0 | | | | | | TIMER2 | TIMER1 | TIMERO |
| | | | I2C0 | | | | | | | | SSI0 | | | UART1 | UART0 |
| SCGC1, t | ype R/W, of | fset 0x114 | , reset 0x00 | 000000 | | | | Į | | | | | | | |
| | | | | | | COMP1 | COMP0 | | | | | | TIMER2 | TIMER1 | TIMER0 |
| | | | I2C0 | | | | | | | | SSI0 | | | UART1 | UART0 |
| DCGC1, t | ype R/W, of | fset 0x124 | , reset 0x0 | 000000 | | | | | | | | | | | |
| | | | | | | COMP1 | COMP0 | | | | | | TIMER2 | TIMER1 | TIMER0 |
| | | | I2C0 | | | | | | | | SSI0 | | | UART1 | UART0 |
| RCGC2, t | ype R/W, of | fset 0x108 | , reset 0x0 | 000000 | | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | GPIOH | GPIOG | GPIOF | GPIOE | GPIOD | GPIOC | GPIOB | GPIOA |
| SCGC2, t | ype R/W, of | fset 0x118 | , reset 0x00 | 000000 | | | | ı | | | | | | | |
| | | | | | | | | ODIOLI | 00100 | 00105 | 00105 | 00100 | ODIOO | 00100 | ODIOA |
| 20000 | D.044 6 | | | | | | | GPIOH | GPIOG | GPIOF | GPIOE | GPIOD | GPIOC | GPIOB | GPIOA |
| DCGC2, t | ype R/W, of | tset 0x128 | , reset 0x0 | 1000000 | | | | 1 | | | | 1 | | | |
| | | | | | | | | GPIOH | GPIOG | GPIOF | GPIOE | GPIOD | GPIOC | GPIOB | GPIOA |
| SPCP0 to | ype R/W, of | feat NyN4N | reset 0v00 | 000000 | | | | GFIOIT | GFIOG | GFIOI | GFIOL | GFIOD | GFIOC | GFIOB | GFIOA |
| OKOKO, tj | ype raw, on | 1361 02040 | , 16361 0200 | | | | CAN0 | | | | PWM | | | | ADC |
| | | | | | | | 071110 | | | | . ***** | WDT | | | 7,50 |
| SRCR1, tv | ype R/W, of | fset 0x044 | , reset 0x00 | 000000 | | | | | | | | | | | |
| | | | | | | COMP1 | COMP0 | | | | | | TIMER2 | TIMER1 | TIMER0 |
| | | | I2C0 | | | | | | | | SSI0 | | | UART1 | UART0 |
| SRCR2, ty | ype R/W, of | fset 0x048 | , reset 0x00 | 000000 | | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | GPIOH | GPIOG | GPIOF | GPIOE | GPIOD | GPIOC | GPIOB | GPIOA |
| Interna | l Memory | y | | | | | | | | | | | | | |
| | Memory (400F.D000 | | Register | s (Flash | Contro | l Offset) | | | | | | | | | |
| FMA, type | e R/W, offse | et 0x000, re | eset 0x0000 | .0000 | | | | | | | | | | | |
| | | | | | | | | | | | | | | | OFFSET |
| | | | | | | | OFF | SET | | | | | | | |
| FMD, type | e R/W, offse | et 0x004, re | eset 0x0000 | .0000 | | | | | | | | | | | |
| | | | | | | | DA | λΤΑ | | | | | | | |
| | | | | | | | DA | ATA | | | | | | | |
| FMC, type | e R/W, offse | et 0x008, re | eset 0x0000 | .0000 | | | | | | | | | | | |
| | | | | | | | WR | KEY | | | | | | | |
| | | | | | | | | | | | | COMT | MERASE | ERASE | WRITE |

| | | | | | | | | T 65 | | 6. | | T | | | |
|------------|------------------|--------------------|---------------|-------------|-----------|----------|---------|-----------|---------|---------|----|-----|----|-------|---------|
| 31 15 | 30 14 | 29 13 | 28 12 | 27 11 | 26 10 | 25 9 | 24 8 | 23 7 | 22 6 | 21 5 | 20 | 19 | 18 | 17 | 16 0 |
| | rpe RO, offs | | | | 10 | 9 | 0 | | 0 | 5 | 4 | 3 | | 1 | U |
| i onio, ty | pe NO, UIIS | οι υ λ υυυ, | . eset uxuut | .0.000 | | | | | | | | | | | |
| | | | | | | | | | | | | | | PRIS | ARIS |
| FCIM, typ | e R/W, offs | et 0x010, r | eset 0x000 | 0.0000 | | | | | | | | ļ | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | PMASK | AMASK |
| FCMISC, | type R/W10 | , offset 0x | 014, reset (| 0x0000.000 | 0 | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | PMISC | AMISC |
| Interna | l Memor | y | | | | | | | | | | | | | |
| | Memory I | | on Regis | ters (Sy | stem Co | ntrol Of | fset) | | | | | | | | |
| Base 0x | 400F.E000 | 1 | | | | | | | | | | | | | |
| USECRL, | type R/W, | offset 0x14 | IO, reset 0x | 18 | | | | | | | | 1 | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | | | US | SEC | | | |
| FMPRE0, | type R/W, o | offset 0x13 | 0 and 0x20 | 0, reset 0x | FFFF.FFFF | | 5545 | ENIA DI E | | | | | | | |
| | | | | | | | | ENABLE | | | | | | | |
| EMBBEO | tuno B/M o | ffoot Ov12 | 4 and 0×40 | O rooot Ov | | | KEAU_ | ENABLE | | | | | | | |
| FIVIFFEU, | type R/W, o | JIISEL UX IS | 4 and ux40 | u, reset ux | | | PPOG | ENABLE | | | | | | | |
| | | | | | | | | ENABLE | | | | | | | |
| USER DE | BG, type R/\ | N. offset 0 | x1D0. reset | 0xFFFF.FF | FE | | | | | | | | | | |
| NW | , -, -, - | , | , | | | | | DATA | | | | | | | |
| | | | | | | D | ATA | | | | | | | DBG1 | DBG0 |
| USER_RE | EG0, type R | /W, offset | 0x1E0, rese | t 0xFFFF.F | FFF | | | | | | | | | | |
| NW | | | | | | | | DATA | | | | | | | |
| | | | | | | | D | ATA | | | | | | | |
| USER_RE | EG1, type R | /W, offset | 0x1E4, rese | t 0xFFFF.F | FFF | | | | | | | | | | |
| NW | | | | | | | | DATA | | | | | | | |
| | | | | | | | D | ATA | | | | | | | |
| FMPRE1, | type R/W, o | offset 0x20 | 4, reset 0x | 0000.FFFF | | | | | | | | | | | |
| | | | | | | | | ENABLE | | | | | | | |
| | | | | | | | READ_ | ENABLE | | | | | | | |
| FMPRE2, | type R/W, o | orrset 0x20 | is, reset 0xi | 0000.0000 | | | D= 4 = | ENIAR: E | | | | | | | |
| | | | | | | | | ENABLE | | | | | | | |
| FMPRE2 | type R/W, o | offset Oven | IC reset for | 0000 0000 | | | NLAU_ | LINAULL | | | | | | | |
| . m. KL3, | cype row, | UAZU | , 1636t UX | | | | RFAD | ENABLE | | | | | | | |
| | | | | | | | | ENABLE | | | | | | | |
| FMPPE1. | type R/W, o | offset 0x40 | 4, reset 0x0 | 0000.FFFF | | | | - | | | | | | | |
| | · ,- | | | | | | PROG | ENABLE | | | | | | | |
| | | | | | | | | ENABLE | | | | | | | |
| FMPPE2, | type R/W, o | offset 0x40 | 8, reset 0x0 | 0000.0000 | | | | | | | | | | | |
| | | | | | | | PROG_ | ENABLE | | | | | | | |
| | | | | | | | PROG_ | ENABLE | | | | | | | |
| FMPPE3, | type R/W, o | offset 0x40 | C, reset 0x | 0000.0000 | | | | | | | | | | | |
| | | | | | | | PROG_ | ENABLE | | | | | | | |
| | | | | | | | PROG_ | ENABLE | | | | | | | |
| | | | | | | | | | | | | | | | |

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
|---|---|--|--|-------------|----|----|----|----|----|----|-----|----------|----|----|----|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| Genera | I-Purpos | e Input/ | Outputs | (GPIOs) | | | | | | | | | | | |
| GPIO Po GPIO Po GPIO Po GPIO Po GPIO Po GPIO Po GPIO Po | ort A base: ort B base: ort C base: ort D base: ort E base: ort F base: ort G base: ort H base: | 0x4000.4 0x4000.5 0x4000.6 0x4000.7 0x4002.4 0x4002.5 0x4002.6 | 000 000 000 000 000 000 | , (3. 133) | | | | | | | | | | | |
| GPIODAT | A, type R/W | , offset 0x0 | 000, reset (| 0x0000.0000 |) | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | . 504 | ~ | | | | | | | | | D | ATA | | | |
| GPIODIR, | type R/W, o | mset ux4u | u, reset ux | 0000.0000 | | | | | | | | | | | |
| | | | | | | | | | | | | l IR | | | |
| GPIOIS, ty | pe R/W, off | set 0x404, | reset 0x00 | 000.0000 | | | | I | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | S | | | |
| GPIOIBE, | type R/W, o | ffset 0x40 | 8, reset 0x | 0000.0000 | | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| ODIOIEV | DAM - | EF4-0404 | 0 | 2000 0000 | | | | | | | II | BE | | | |
| GPIOIEV, | type R/W, o | mset ux4ut | c, reset ux | 0000.0000 | | | | | | | | | | | |
| | | | | | | | | | | | | I EV | | | |
| GPIOIM, t | ype R/W, of | fset 0x410, | , reset 0x0 | 000.0000 | | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | | | ll. | ИE | | | |
| GPIORIS, | type RO, of | fset 0x414 | , reset 0x0 | 000.000 | | | | | | | | | | | |
| | | | | | | | | | | | _ | | | | |
| CDIOMIS | tuno BO of | Foot Ov 419 | rooot OvO | 0000 0000 | | | | | | | - F | RIS | | | |
| GFIOWIIS, | type RO, of | 11561 014 10 | s, reset uxu | 000.0000 | | | | | | | | | | | |
| | | | | | | | | | | | N. | S | | | |
| GPIOICR, | type W1C, | offset 0x41 | 1C, reset 0: | x0000.0000 | | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | С | | | |
| GPIOAFS | EL, type R/\ | V, offset 0 | x420, reset | t - | | | | | | | | | | | |
| | | | | | | | | | | | | 051 | | | |
| CDIODDS | P type P/M | offeet Ov | EOO rocot (| 0x0000.00F | = | | | | | | AF | SEL | | | |
| OI IODINE | it, type itiv | , onset ox | 500, 16361 | | · | | | | | | | | | | |
| | | | | | | | | | | | DI | I RV2 | | | |
| GPIODR4 | R, type R/W | , offset 0x | 504, reset (| 0x0000.000 |) | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | | | DI | RV4 | | | |
| GPIODR8 | R, type R/W | , offset 0x | 508, reset (| 0x0000.000 |) | | | | | | | | | | |
| | | | | | | | | | | | | 2) (0 | | | |
| GPIOODB | type P/M | offeet Ove | OC reest 0 | ×0000 0000 | | | | | | | DI | RV8 | | | |
| OF IOODK | , type R/W, | onset UX5 | oo, reset U | x0000.0000 | | | | | | | | | | | |
| | | | | | | | | | | | 0 | DE | | | |
| GPIOPUR | , type R/W, | offset 0x51 | 10, reset - | | | | | I | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | | | Р | UE | | | |

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
|-------------|---------------|--------------|--------------|--------------|------|----|----|------------|----|----|-----|---------|----|----|----|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| GPIOPDR. | , type R/W, | offset 0x5 | 14, reset 0x | 0000.0000 | | | | 1 | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | | | PI | DE | | | |
| GPIOSLR, | , type R/W, | offset 0x51 | 18, reset 0x | 0000.0000 | | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | | | SI | RL | | | |
| GPIODEN | , type R/W, | offset 0x5 | 1C, reset - | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | _ | | | | | | DI | ΞN | | | |
| GPIOLOC | K, type R/V | /, offset 0x | 520, reset (| 0x0000.000 | 1 | | | | | | | | | | |
| | | | | | | | | OCK OCK | | | | | | | |
| CDIOCD 4 | type -, offse | + 0vE24 # | nost. | | | | LC | JCK | | | | | | | |
| GFIOCK, I | type -, onse | 11 UX324, TE | 35et - | | | | | | | | | | | | |
| | | | | | | | | | | | C | l ∶R | | | |
| GPIOPerin | phID4, type | RO, offset | 0xFD0. res | set 0x0000. | 0000 | | | 1 | | | | | | | |
| | , ,,,,,, | -, | | | | | | | | | | | | | |
| | | | | | | | | | | | PI | I D4 | | | |
| GPIOPerip | phID5, type | RO, offset | 0xFD4, res | set 0x0000. | 0000 | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | | | PI | D5 | | | |
| GPIOPerip | phID6, type | RO, offset | 0xFD8, res | set 0x0000. | 0000 | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | | | PI | D6 | | | |
| GPIOPerip | phID7, type | RO, offset | 0xFDC, re | set 0x0000. | 0000 | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | | | PI | D7 | | | |
| GPIOPerip | phID0, type | RO, offset | 0xFE0, res | set 0x0000. | 0061 | | | 1 | | | | ı | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | | | PI | D0 | | | |
| GPIOPerip | phID1, type | RO, offset | UXFE4, res | set uxuuuu. | 0000 | | | | | | | I | | | |
| | | | | | | | | | | | PI | D1 | | | |
| GPIOPorir | phID2, type | PO offset | OvEE8 ros | ent Ov0000 | 0018 | | | | | | | | | | |
| O. 101 C.I. | , type | 110, 011001 | OXI 20, 100 | | 0010 | | | | | | | | | | |
| | | | | | | | | | | | PI | l D2 | | | |
| GPIOPerip | phID3, type | RO, offset | 0xFEC, res | set 0x0000. | 0001 | | | | | | | | | | |
| • | | | , | | | | | | | | | | | | |
| | | | | | | | | | | | PI | D3 | | | |
| GPIOPCel | IIID0, type F | RO, offset (|)xFF0, rese | t 0x0000.00 | 00D | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | | | CI | D0 | | | |
| GPIOPCel | IIID1, type F | RO, offset (| xFF4, rese | et 0x0000.00 | OF0 | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | | | CI | D1 | | | |
| GPIOPCel | IIID2, type F | RO, offset (| xFF8, rese | et 0x0000.00 | 005 | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | | | CI | D2 | | | |
| GPIOPCel | IIID3, type F | RO, offset (| xFFC, rese | et 0x0000.0 | 0B1 | | | | | | | | | | |
| | | | | | | | | | | | .=. | | | | |
| | | | | | | | | | | | CI | D3 | | | |

| 31 | 30 | 29 | 20 | 27 | 26 | 25 | 24 | 23 | 22 | 24 | 20 | 19 | 10 | 47 | 16 |
|------------|--------------------------|--------------|---------------|-------------|----------|-----------|----------|----------|--------|---------|---------|---------|---------|---------|----------|
| 15 | 14 | 13 | 28 12 | 11 | 10 | 9 | 24 8 | 7 | 6 | 21 5 | 20 4 | 3 | 18 | 17 1 | 0 |
| | I-Purpos | | | | | | | <u>'</u> | - | J | · | | _ | · | |
| Timer0 b | ase: 0x400 | 03.0000 | 5 | | | | | | | | | | | | |
| | ase: 0x400 ase: 0x400 | | | | | | | | | | | | | | |
| GPTMCF | G, type R/W | offset 0x0 | 000, reset 0 | ×0000.0000 |) | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | GPTMCFG | ; |
| GPTMTA | MR, type R/\ | N, offset 0 | x004, reset | 0x0000.00 | 00 | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | TAAMS | TACMR | TA | MR |
| GPTMTBI | MR, type R/\ | W, offset 0 | x008, reset | 0x0000.00 | 00 | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | TBAMS | TBCMR | TB | MR |
| GPTMCTI | L, type R/W, | offset 0x0 | 0C, reset 0 | x0000.000 | 0 | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | TBPWML | TBOTE | | | VENT | TBSTALL | TBEN | | TAPWML | TAOTE | RTCEN | TAE | /ENT | TASTALL | TAEN |
| GPTMIME | R, type R/W, | offset 0x0 | 18, reset 0> | (0000.0000 | | | | | | | | | | | |
| | | | | | CBEIM | CBMIM | TBTOIM | | | | | RTCIM | CAEIM | CAMIM | TATOIM |
| CDTMDIS | i, type RO, c | ffoot 0v01 | C rooot Ovi | 2000 0000 | CBEIIVI | CBIVIIIVI | IBIOIM | | | | | KICIW | CAEIIVI | CAMINI | IATOIM |
| GF TWIKIS | , type KO, C | JIISEL UXU I | C, leset ux | | | | | | | | | | | | |
| | | | | | CBERIS | CBMRIS | TBTORIS | | | | | RTCRIS | CAERIS | CAMRIS | TATORIS |
| GPTMMIS | S, type RO, o | offset 0x02 | 0. reset 0x0 | 0000.0000 | | | | | | | | | | | |
| | , ,,,, | | ., | | | | | | | | | | | | |
| | | | | | CBEMIS | CBMMIS | TBTOMIS | | | | | RTCMIS | CAEMIS | CAMMIS | TATOMIS |
| GPTMICR | R, type W1C, | offset 0x0 |)24, reset 0: | x0000.0000 |) | 1 | | | | | 1 | | 1 | 1 | |
| | | | | | | | | | | | | | | | |
| | | | | | CBECINT | CBMCINT | TBTOCINT | | | | | RTCCINT | CAECINT | CAMCINT | TATOCINT |
| GPTMTAI | LR, type R/\ | N, offset 0 | x028, reset | 0xFFFF.FF | FF | | | | | | | | | | |
| | | | | | | | TAII | _RH | | | | | | | |
| | | | | | | | TAI | LRL | | | | | | | |
| GPTMTBI | LR, type R/ | W, offset 0 | x02C, reset | 0x0000.FI | FFF | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | TBI | LRL | | | | | | | |
| GPTMTAN | MATCHR, ty | pe R/W, off | tset 0x030, | reset 0xFF | FF.FFFF | | | 4D11 | | | | | | | |
| | | | | | | | TAN | | | | | | | | |
| CDTMTP | MATCHR, ty | ne R/M of | feet Non24 | racat AvAr | 000 FFFF | | IAN | /II\L | | | | | | | |
| J. 11W11D1 | | PO 1414, UI | 1361 04034, | . eset uxul | I I'F | | | | | | | | | | |
| | | | | | | | TBN | /IRL | | | | | | | |
| GPTMTAF | PR, type R/V | V, offset 0x | (038, reset | 0x0000.000 | 00 | | | | | | | | | | |
| | | | , | | | | | | | | | | | | |
| | | | | | | | | | | | TAF | PSR | | | |
| GPTMTB | PR, type R/V | V, offset 0x | c03C, reset | 0x0000.00 | 00 | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | | | TBI | PSR | | | |
| GPTMTAF | PMR, type R | /W, offset | 0x040, rese | t 0x0000.0 | 000 | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | | | TAP | SMR | | | |
| GPTMTBI | PMR, type R | /W, offset | 0x044, rese | et 0x0000.0 | 000 | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | | | TBP | SMR | | | |

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
|-------------|--------------|--------------|--------------|--------------|------|----|-------|--------|----|----|----|---------|----|--------|---------|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | R, type RO, | | | | | | | | | | | | _ | 1 | |
| GFTWIA | t, type ito, | Oliset uxu- | 40, Teset 0x | | | | Τ. | DU | | | | | | | |
| | | | | | | | | RH | | | | | | | |
| | | | | | _ | | IA | RL | | | | | | | |
| GPTMTBF | R, type RO, | offset 0x04 | 4C, reset 0: | x0000.FFFF | | | | ı | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | TB | RL | | | | | | | |
| Watchd | log Time | r | | | | | | | | | | | | | |
| Base 0x4 | 1000.0000 | | | | | | | | | | | | | | |
| WDTLOA | D, type R/W | /, offset 0x | 000, reset (| xFFFF.FFF | F | | | | | | | | | | |
| | | | | | | | WDT | Load | | | | | | | |
| | | | | | | | WDT | Load | | | | | | | |
| WDTVALU | JE, type RC |), offset 0x | 004, reset (|)xFFFF.FFF | F | | | | | | | | | | |
| | | | | | | | WDT | Value | | | | | | | |
| | | | | | | | | Value | | | | | | | |
| WDTCTI. | type R/W, | offset 0x00 | 8. reset 0x | 0000.0000 | | | | | | | | | | | |
| , , , | · , , | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | RESEN | INTEN |
| WIDTICE | tura WO a | ff4 0×000 | 2 ====4 | | | | | | | | | | | KLOLIV | IIVILIV |
| WDTICK, | type WO, o | iiset uxuuc | o, reset - | | | | 14/07 | | | | | | | | |
| | | | | | | | | IntClr | | | | | | | |
| | | | | | | | WDT | IntClr | | | | | | | |
| WDTRIS, | type RO, of | fset 0x010 | , reset 0x00 | 000.000 | | | | ı | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | WDTRIS |
| WDTMIS, | type RO, o | ffset 0x014 | , reset 0x0 | 000.0000 | | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | WDTMIS |
| WDTTEST | Γ, type R/W | offset 0x4 | 18, reset 0: | x0000.0000 | | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | STALL | | | | | | | | |
| WDTLOC | K, type R/W | /, offset 0x | C00, reset | 0x0000.000 | 0 | | | | | - | | | - | | |
| | | | | | | | WDT | Lock | | | | | | | |
| | | | | | | | WDT | Lock | | | | | | | |
| WDTPerin | ohID4, type | RO. offset | 0xFD0. res | et 0x0000. | 0000 | | | | | | | | | | |
| | , 31 | ., | | | | | | | | | | | | | |
| | | | | | | | | | | | PI | I D4 | | | |
| WDTPerin | hID5, type | RO offset | 0xFD4 res | et OxOOOO | 0000 | | | | | | | | | | |
| TTD II GIIF | , ijpo | rto, onoct | UXI D4, 100 | | | | | | | | | | | | |
| | | | | | | | | | | | DI | D5 | | | |
| WDTDarin | hIDC time | DO offeet | 0×500 === | -4 0×0000 | 2000 | | | | | | | | | | |
| WDIPerip | ohID6, type | NO, oifset | VAF DO, TES | .e. uxuuuu.l | JJ00 | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | | | PI | D6 | | | |
| WDTPerip | ohID7, type | RO, offset | 0xFDC, res | set 0x0000. | 0000 | | | ı | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | | | PI | D7 | | | |
| WDTPerip | ohID0, type | RO, offset | 0xFE0, res | et 0x0000.0 | 0005 | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | | | PI | D0 | | | |
| WDTPerip | hID1, type | RO, offset | 0xFE4, res | et 0x0000. | 0018 | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | | | PI | D1 | | | |
| WDTPerip | hID2, type | RO, offset | 0xFE8, res | et 0x0000.0 | 0018 | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | | | PI | D2 | | | |

| 0.4 | | | | 1 07 | | 0.5 | 0.4 | T 00 | | 0.4 | | 1 40 | 40 | 4- | 40 |
|-------------|----------------------|--------------|--------------|-------------|----------|---------|---------|---------|---------|---------|----|----------|----------|----------|----------|
| 31 15 | 30 14 | 29 13 | 28 12 | 27 11 | 26 10 | 25 9 | 24 8 | 23 7 | 22 6 | 21 5 | 20 | 19 | 18 | 17 | 16 0 |
| | | | 0xFEC, res | | | 9 | 0 | | 0 | 3 | |] 3 | | ' | U |
| WDIFEIIP | пьз, туре | KO, Oliset | OXI LC, IES | | | | | | | | | | | | |
| | | | | | | | | | | | P | I ID3 | | | |
| WDTPCell | ID0, type R | O, offset 0 |)xFF0, rese | t 0x0000.00 | 00D | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | | | С | ID0 | | | |
| WDTPCell | ID1, type R | O, offset 0 | xFF4, rese | t 0x0000.00 | OF0 | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | | | С | ID1 | | | |
| WDTPCell | ID2, type R | O, offset 0 | xFF8, rese | t 0x0000.00 | 005 | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | | | С | ID2 | | | |
| WDTPCell | ID3, type R | O, offset 0 | xFFC, rese | et 0x0000.0 | 0B1 | | | 1 | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | | | С | ID3 | | | |
| _ | _ | | erter (AD | OC) | | | | | | | | | | | |
| Base 0x4 | | | | 00000 | 00 | | | | | | | | | | |
| ADCACIS | o, type R/\ | v, onset 0 | x000, reset | UXUUUU.00 | JU | | | | | | | | | | |
| | | | | | | | | | | | | ASEN3 | ASEN2 | ASEN1 | ASEN0 |
| ADCRIS to | vne RO of | fset 0x004 | , reset 0x00 | 000 0000 | | | | | | | | / NOLITO | 7 TOLITZ | / IOLIVI | 7 TOLIVO |
| ADOI(10, t) | , po 1.0 , oi | ISST GROOT | , reset exec | | | | | | | | | | | | |
| | | | | | | | | | | | | INR3 | INR2 | INR1 | INR0 |
| ADCIM, typ | pe R/W, off | set 0x008, | reset 0x00 | 00.0000 | | | | | | | | 1 | | | |
| | | , | | | | | | | | | | | | | |
| | | | | | | | | | | | | MASK3 | MASK2 | MASK1 | MASK0 |
| ADCISC, ty | ype R/W10 | , offset 0x | 00C, reset | 0x0000.000 | 10 | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | IN3 | IN2 | IN1 | IN0 |
| ADCOSTA | T, type R/V | V1C, offset | 0x010, res | et 0x0000. | 0000 | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | OV3 | OV2 | OV1 | OV0 |
| ADCEMUX | (, type R/W | , offset 0x | 014, reset 0 | x0000.000 | 0 | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | ИЗ | | | | M2 | | | E | M1 | | | EI | M0 | |
| ADCUSTA | T, type R/W | /1C, offset | 0x018, res | et 0x0000.0 | 0000 | | | | | | | | | | |
| | | | | | | | | | | | | 111/2 | 111/0 | 11574 | 111/0 |
| ADCEEDD | I tuno BAA | l offeet for | 020, reset (| V0000 224 | 0 | | | | | | | UV3 | UV2 | UV1 | UV0 |
| ADCOOPK | a, type R/W | , onset ux | o∠u, reset (| ,xuuuu.321 | | | | | | | | | | | |
| | | S | S3 | | | S | S2 | | | SS | 31 | | | S | S0 |
| ADCPSSI, | type WO | | | | | | | | | 30 | | | | | |
| , | ,,, | | ,, | | | | | | | | | | | | |
| | | | | | | | | | | | | SS3 | SS2 | SS1 | SS0 |
| ADCSAC, | type R/W, | offset 0x03 | 30, reset 0x | 0000.0000 | | | | | | | | | 1 | 1 | |
| | , | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | AVG | |
| ADCSSMU | JX0, type R | /W, offset | 0x040, rese | et 0x0000.0 | 000 | | | | | | | | | | |
| | | MU | JX7 | | | MU | JX6 | | | MU | X5 | | | MU | JX4 |
| | | MU | JX3 | | | MU | JX2 | | | MU | X1 | | | MU | JX0 |
| ADCSSCT | L0, type R | /W, offset (| 0x044, rese | t 0x0000.00 | 000 | | | | | | | | | | |
| TS7 | IE7 | END7 | D7 | TS6 | IE6 | END6 | D6 | TS5 | IE5 | END5 | D5 | TS4 | IE4 | END4 | D4 |
| TS3 | IE3 | END3 | D3 | TS2 | IE2 | END2 | D2 | TS1 | IE1 | END1 | D1 | TS0 | IE0 | END0 | D0 |

| | | | | | | | | | | | | 1 | | | |
|---------|--------------------------|--------------|--------------|-------------|---------|---------|-------|-----|-----|-----------|-----|----------|-----|------|----|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| ADCSSFI | FO0, type F | RO, offset 0 | 0x048, rese | l - | | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | | DA | IIA | | | | |
| ADCSSFI | FO1, type F | RO, offset u | 0x068, rese | i - | | | | | | | | | | | |
| | | | | | | | | | | D.4 | TA | | | | |
| ADCCCCI | FO2 time F | 20. offers |)000 maga | | | | | | | DF- | ιΤΑ | | | | |
| ADCSSFI | FO2, type F | to, onset u | xuoo, rese | . - | | | | | | | | | | | |
| | | | | | | | | | | DA | .TA | | | | |
| ADCSSEI | FO3, type F | O offect (| VOAR roso | • | | | | | | <i>DF</i> | | | | | |
| ADCOOL | i OS, type r | (O, Oliset o | AUAO, Tese | l - | | | | | | | | | | | |
| | | | | | | | | | | D.A | ιΤΑ | | | | |
| ADCSSES | STAT0, type | PO offeet | 10v04C res | et Ovoon | 0100 | | | | | <i>DF</i> | | | | | |
| ADCOOL | JIAIU, type | KO, Olisei | 0.040, 16 | | .0100 | | | | | | | | | | |
| | | | FULL | | | | EMPTY | | НЕ | TR | | | TE | PTR | |
| ADCSSES | STAT1, type | RO offeet | | set Oxnono | 0100 | | 11 | | | | | | | | |
| | . Ai i, type | , 011361 | . 5,000, 168 | | - 100 | | | | | | | | | | |
| | | | FULL | | | | EMPTY | | HE | PTR | | | TF | PTR | |
| ADCSSFS | STAT2, type | RO, offset | | et 0x0000 | .0100 | | | | | | | | | | |
| 7.2.00. | , ,,,,,,, | , | | | | | | | | | | | | | |
| | | | FULL | | | | EMPTY | | HF | PTR | | | TF | TR | |
| ADCSSFS | STAT3, type | RO. offset | | set 0x0000 | .0100 | | | | | | | | | | |
| 7.2.00. | , ,, ,, | , 000 | | | | | | | | | | | | | |
| | | | FULL | | | | EMPTY | | HF | PTR | | | TF | TR | |
| ADCSSM | UX1, type F | R/W. offset | | t 0x0000.0 | 000 | | | | | | | | | | |
| | | , | | | | | | | | | | | | | |
| | | MU | JX3 | | | М | JX2 | | | ML | JX1 | | | MU | X0 |
| ADCSSM | UX2, type F | R/W, offset | 0x080, rese | t 0x0000.0 | 000 | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | MU | JX3 | | | М | JX2 | | | MU | JX1 | | | MU | X0 |
| ADCSSC | TL1, type R | /W, offset 0 |)x064, rese | t 0x0000.00 | 000 | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| TS3 | IE3 | END3 | D3 | TS2 | IE2 | END2 | D2 | TS1 | IE1 | END1 | D1 | TS0 | IE0 | END0 | D0 |
| ADCSSC | TL2, type R | /W, offset 0 |)x084, rese | t 0x0000.00 | 000 | | | | | | | 1 | | | |
| | | | | | | | | | | | | | | | |
| TS3 | IE3 | END3 | D3 | TS2 | IE2 | END2 | D2 | TS1 | IE1 | END1 | D1 | TS0 | IE0 | END0 | D0 |
| ADCSSM | UX3, type F | R/W, offset | 0x0A0, res | et 0x0000.0 | 0000 | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | MU | X0 |
| ADCSSC | TL3, type R | /W, offset 0 | 0x0A4, rese | t 0x0000.0 | 002 | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | TS0 | IE0 | END0 | D0 |
| ADCTML | B, type R/W | , offset 0x1 | 100, reset 0 | x0000.000 | 0 | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | LB |
| Univers | sal Asyn | chronou | ıs Recei | vers/Tra | nsmitte | rs (UAR | Гs) | | | | | | | | |
| UARTO b | base: 0x40 base: 0x40 | 000.C000 | | | | , | , | | | | | | | | |
| | type R/W, | | n reset no | 0000 0000 | | | | | | | | | | | |
| UAKIDK, | , type R/W, | onset uxuu | o, reset ux | | | | | | | | | | | | |
| | | | | 05 | DE | DE | FF | | | | - |) ^T^ | | | |
| | | | | OE | BE | PE | FE | | | | Di | ATA | | | |

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
|---------------------------------------|--------------|--------------|---------------|--------------|------------|----------|-------|-------|-------|----------|----------|----------|-------|----------|--------|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| UARTRSF | R/UARTECF | R, type RO, | offset 0x00 | 04, reset 0x | 0000.0000 | (Reads) | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | OE | BE | PE | FE |
| UARTRSF | R/UARTECF | R, type WO | , offset 0x0 | 04, reset 0 | x0000.0000 | (Writes) | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | | | DA | ATA | | | |
| UARTFR, | type RO, o | ffset 0x018 | 3, reset 0x00 | 000.0090 | | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | TXFE | RXFF | TXFF | RXFE | BUSY | | | |
| UARTILPI | R. type R/W | . offset 0x | 020, reset 0 | x0000.0000 |) | | | 1 | | | | 1 | | | |
| · · · · · · · · · · · · · · · · · · · | , , , po | , 000. 0 | | | | | | | | | | | | | |
| | | | | | | | | | | | II PF | l VSR | | | |
| LIADTIDD | D tuno B/M | L offeet Ov | 024, reset 0 | | ^ | | | | | | 12. 2 | | | | |
| UAKTIBK | D, type K/V | r, onset ux | .024, 16561 | | J | | | | | | | | | | |
| | | | | | | | D." | INIT | | | | | | | |
| | D 4 = - | N -85 - 1 - | -000 | 0-0000 | | | אוט | /INT | | | | | | | |
| UARTFBF | אט, type R/\ | v, offset 0: | x028, reset | UX0000.000 | υ | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | DIVE | RAC | | |
| UARTLCF | RH, type R/\ | N, offset 0: | x02C, reset | 0x0000.000 | 00 | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | SPS | WL | EN | FEN | STP2 | EPS | PEN | BRK |
| UARTCTL | , type R/W, | offset 0x0 | 30, reset 0x | k0000.0300 | | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | RXE | TXE | LBE | | | | | SIRLP | SIREN | UARTEN |
| UARTIFLS | S, type R/W | , offset 0x(| 034, reset 0 | x0000.0012 | | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | | | RXIFLSEL | 1 | | TXIFLSEL | |
| UARTIM. | tvpe R/W. o | ffset 0x03 | 8, reset 0x0 | 000.0000 | | | | | | | | | | | |
| | , | | | | | | | | | | | | | | |
| | | | | | OEIM | BEIM | PEIM | FEIM | RTIM | TXIM | RXIM | | | | |
| HARTRIS | type PO c | offeet NyN3 | C, reset 0x0 | 0000 000E | 02 | D2 | | | | .,,,,,,, | | | | | |
| UAKTKIS | , type NO, c | JIISEL UAUS | C, reset ux | | | | | | | | | | | | |
| | | | | | OFFIC | DEDIC | DEDIC | FEDIC | DTDIC | TVDIC | DVDIC | | | | |
| | | | | | OERIS | BERIS | PERIS | FERIS | RTRIS | TXRIS | RXRIS | | | | |
| UARIMIS | , type RO, o | offset UXU4 | 0, reset 0x0 | 0000.0000 | | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | OEMIS | BEMIS | PEMIS | FEMIS | RTMIS | TXMIS | RXMIS | | | | |
| UARTICR | , type W1C | offset 0x0 | 044, reset 0 | x0000.0000 | | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | OEIC | BEIC | PEIC | FEIC | RTIC | TXIC | RXIC | | | | |
| UARTPeri | iphID4, type | RO, offse | et 0xFD0, re | set 0x0000 | .0000 | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | | | PI | D4 | | | |
| UARTPeri | iphID5, type | RO, offse | t 0xFD4, re | set 0x0000 | .0000 | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | | | PI | D5 | | | |
| UARTPeri | iphID6. tvne | RO, offse | et 0xFD8, re | set 0x0000 | .0000 | | | 1 | | | | | | | |
| | , 20, 13 pt | , 51136 | | 2.3000 | | | | | | | | | | | |
| | | | | | | | | | | | DI | D6 | | | |
| IIADTD: :- | inhID7 4 | . BO -#- | 4 0vEDC | not 00000 | 0000 | | | | | | FI | 20 | | | |
| UAKTPeri | ıpnı∪/, type | KU, Offse | et 0xFDC, re | set uxuu00 | .0000 | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | I | | | PI | D7 | | | |

| | | | | | | | | 1 . | | | | | | | |
|-------------|------------------------|-------------|--------------|-------------|-------|----|----|-----|-----|----|---|---------|-------|-------|--------|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| UARTPerip | phID0, type | RO, offse | t 0xFE0, re | set 0x0000 | .0011 | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | | | PI | D0 | | | |
| UARTPerip | phID1, type | RO, offse | t 0xFE4, re | set 0x0000 | .0000 | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | | | PI | D1 | | | |
| UARTPerip | ohID2, type | RO, offse | t 0xFE8, re | set 0x0000 | .0018 | | | 1 | | | | | | | |
| · | | · · | , | | | | | | | | | | | | |
| | | | | | | | | | | | PI | I D2 | | | |
| HAPTPorir | ohID3 type | PO offee | t 0xFEC, re | eat Ov0000 | 0001 | | | | | | • | | | | |
| OAKTEEN | Jilibs, type | NO, onse | t uxi Lo, ie | Set UXUUUU | .0001 | | | | | | | | | | |
| | | | | | | | | | | | DI | D2 | | | |
| | | | | | | | | | | | PI | D3 | | | |
| UARTPCel | IIID0, type I | RO, offset | 0xFF0, rese | et 0x0000.0 | 00D | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | | | CI | D0 | | | |
| UARTPCel | IIID1, type F | RO, offset | 0xFF4, rese | et 0x0000.0 | 0F0 | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | | | CI | D1 | | | |
| UARTPCel | IIID2, type I | RO, offset | 0xFF8, rese | et 0x0000.0 | 005 | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | | | CI | D2 | | | |
| UARTPCel | IID3, type F | RO. offset | 0xFFC, res | et 0x0000.0 | 00B1 | | | _ | | | | | | | |
| | ., ., | | , , , | | | | | | | | | | | | |
| | | | | | | | | | | | CI | D3 | | | |
| | | | | | | | | | | | - 01 | | | | |
| | | | erface (S | SI) | | | | | | | | | | | |
| SSI0 base | | | | | | | | | | | | | | | |
| SSICR0, ty | pe R/W, of | fset 0x000 | , reset 0x00 | 000.0000 | | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | SC | CR | | | | SPH | SPO | FI | RF | | D: | SS | |
| SSICR1, ty | pe R/W, of | set 0x004 | , reset 0x00 | 000.000 | | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | SOD | MS | SSE | LBM |
| SSIDR, typ | e R/W, offs | et 0x008, | reset 0x000 | 00.0000 | | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | D | ATA | | | | | | | |
| SSISR. tvn | e RO. offse | et 0x00C. r | eset 0x000 | 0.0003 | | | | | | | | | | | |
| , -, P | _, = | | | | | | | | | | | | | | |
| | | | | | | | | | | | BSY | RFF | RNE | TNF | TFE |
| ecioner | tuno DAM | effoot 00- | IO rocat C | 0000 0000 | | | | | | | 501 | 1811 | INNL | LINI | 116 |
| SSICPSK, | type K/W, (| inset UXU1 | IO, reset 0x | 0000.0000 | | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | | | CPSI | DVSR | | | |
| SSIIM, type | e R/W, offs | et 0x014, r | eset 0x000 | 0.0000 | | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | TXIM | RXIM | RTIM | RORIM |
| SSIRIS, typ | pe RO, offs | et 0x018, ı | reset 0x000 | 0.0008 | | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | TXRIS | RXRIS | RTRIS | RORRIS |
| SSIMIS. tvi | pe RO. offs | et 0x01C | reset 0x000 | 00.0000 | | | | | | | | 1 | 1 | I. | |
| , ty | , s s , one | , | | | | | | | | | | | | | |
| | | | | | | | | | | | | TYMIC | DAMIC | DTMIC | POPMIC |
| | | | | | | | | | | | | TXMIS | RXMIS | RTMIS | RORMIS |
| SSIICR, ty | pe W1C, of | fset 0x020 | , reset 0x00 | 000.0000 | | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | RTIC | RORIC |
| | | | | | | | | | | | | | | | |

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
|------------------------|--------------|-------------|-------------------------|-------------|-----------|----|----|----------|--------|------|---|---------|--------|-------|------|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| SSIPeriphID | 04, type R | O, offset 0 | xFD0, rese | t 0x0000.00 | 000 | | | | | | | | | 1 | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | | | PI | D4 | | | |
| SSIPeriphID | 05, type R | O, offset 0 | xFD4, rese | t 0x0000.00 | 000 | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | | | PI | D5 | | | |
| SSIPeriphID | D6, type R | O, offset 0 | xFD8, rese | t 0x0000.00 | 000 | | | | | | | ı | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | <u> </u> | | | PI | D6 | | | |
| SSIPeriphID | 7, type R | O, offset u | XFDC, rese | et 0x0000.0 | 000 | | | 1 | | | | I | | | |
| | | | | | | | | | | | PI | D7 | | | |
| SSIPeriphID | 00 type P | O offeet (| VEEU reset | t 0×0000 00 | 122 | | | l | | | • | | | | |
| OOII EIIPIIIE | o, type it | O, 011361 0 | ZI E0, 1636 | | ,,,, | | | | | | | | | | |
| | | | | | | | | | | | PI | l D0 | | | |
| SSIPeriphID | 01, type R | O, offset 0 | xFE4, reset | t 0x0000.00 | 000 | | | | | | | | | | |
| • | | | | | | | | | | | | | | | |
| | | | | | | | | | | | PI | D1 | | | |
| SSIPeriphID | D2, type R | O, offset 0 | xFE8, reset | t 0x0000.00 |)18 | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | | | PI | D2 | | | |
| SSIPeriphID | 03, type R | O, offset 0 | xFEC, rese | t 0x0000.0 | 001 | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | | | PI | D3 | | | |
| SSIPCellID |), type RO | , offset 0x | FF0, reset (| 0x0000.000 | D | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | | | CI | D0 | | | |
| SSIPCellID1 | 1, type RO | , offset 0x | FF4, reset (| 0x0000.00F | :0 | | | | | | | ı | | | |
| | | | | | | | | | | | | | | | |
| | | | | | _ | | | | | | CI | D1 | | | |
| SSIPCellID2 | 2, type RO | , offset 0x | FF8, reset (| 0x0000.000 | 5 | | | 1 | | | | | | | |
| | | | | | | | | | | | CI | D2 | | | |
| SSIPCeIIID3 | tuno PO | offeet Ov | EEC rosot | 0~0000 001 | 21 | | | | | | Ci | D2 | | | |
| SSIFCEIIIDS | s, type KO | , onset ux | FFG, reset | | 31 | | | | | | | | | | |
| | | | | | | | | | | | CI | D3 | | | |
| Inter-Inte | aratod | Circuit | (I ² C) Into | rfaco | | | | | | | <u> </u> | | | | |
| I ² C Maste | | Circuit | (i C) iiite | errace | | | | | | | | | | | |
| I2C Maste | | 0v4002 (| 0000 | | | | | | | | | | | | |
| I2CMSA, typ | | | | 000 0000 | | | | | | | | | | | |
| izowoz, ty | pe id II, oi | 1301 02000 | , 16361 020 | | | | | | | | | | | | |
| | | | | | | | | | | | SA | | | | R/S |
| I2CMCS, typ | pe RO, off | set 0x004 | reset 0x00 | 00.0000 (R | eads) | | | | | | | | | | |
| , 3, | , | | | | , | | | | | | | | | | |
| | | | | | | | | | BUSBSY | IDLE | ARBLST | DATACK | ADRACK | ERROR | BUSY |
| I2CMCS, typ | pe WO, of | fset 0x004 | , reset 0x00 | 000.0000 (V | Vrites) | | | | | | | I | 1 | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | ACK | STOP | START | RUN |
| I2CMDR, ty | pe R/W, of | fset 0x008 | 3, reset 0x0 | 000.000 | | | | | | | | | • | - | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | | | DA | TA | | | |

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
|-----------------------|---|--------------|------------------------|--------------|---------|----|----|-------|-----|------|-----|-----|-----|------|--------------|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| I2CMTPR, | , type R/W, | offset 0x0 | OC, reset 0: | x0000.0001 | | | | | | | | 1 | | | |
| | | | | | | | | | | | | TPR | | | |
| IOOMINAD. | t D04/ | - 55 4 004 | 10 1 0 | 2000 0000 | | | | | | | | IPR | | | |
| IZCIVIIVIR, | type R/W, | onset uxu | iu, reset ux | 0000.0000 | | | | | | | | | | | |
| | | | | | | | | | | | | | | | 154 |
| IOOMBIO | BO | FF4 004 | 4 4 00 | 200 0000 | | | | | | | | | | | IM |
| IZCIVIRIS, | type RO, o | iiset uxu 12 | , reset uxu | 000.0000 | | | | | | | | | | | |
| | | | | | | | | | | | | | | | RIS |
| ISCMMIS | type RO, o | ffeet Ov01 | R rocat Ov0 | 000 0000 | | | | | | | | | | | 1110 |
| izciviiviio, | type NO, 0 | IISEL UAU II | o, reset oxu | 000.0000 | | | | | | | | | | | |
| | | | | | | | | | | | | | | | MIS |
| I2CMICR | type WO, o | ffeet NyN1 | C reset fly | 0000 0000 | | | | | | | | | | | IVIIO |
| izowiot, | type wo, c | iliset oxo i | O, leset ox | 0000.0000 | | | | | | | | | | | |
| | | | | | | | | | | | | | | | IC |
| I2CMCR t | type R/W, o | ffset 0x02 | n reset ny(| 0000 0000 | | | | | | | | | | | |
| 120111011, 1 | , po 1011, o | IIGOT OXOZ | o, reset exe | | | | | | | | | | | | |
| | | | | | | | | | | SFE | MFE | | | | LPBK |
| Inter In | tegrated | Circuit | (I ² C) Int | orfaco | | | | | | | | | | | |
| I ² C Slav | ve | | | citace | | | | | | | | | | | |
| | e 0 base: (| | | | | | | | | | | | | | |
| I2CSOAR, | , type R/W, | offset 0x0 | 00, reset 0> | c0000.0000 | | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | OAR | | | |
| I2CSCSR, | , type RO, c | ffset 0x00 | 4, reset 0x0 | 0000.0000 (R | leads) | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | FBR | TREQ | RREQ |
| IZCSCSR, | , type WO, o | offset 0x00 |)4, reset 0x | 0000.0000 (\ | Writes) | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | DA |
| IZCSDR, t | ype R/W, o | TSET UXUU | s, reset uxu | 000.0000 | | | | | | | | 1 | | | |
| | | | | | | | | | | | D. | \ | | | |
| IOCCIMD. | type R/W, o | | C ====4 0× | 0000 0000 | | | | | | | DF | ATA | | | |
| IZCSINK, | type K/W, C | mset uxuu | C, reset ux | .0000.0000 | | | | | | | | | | | |
| | | | | | | | | | | | | | | | DATAIM |
| ISCEDIE 6 | type RO, of | feat 0v010 | rosot OvO | 000 0000 | | | | | | | | | | | DAIAIN |
| 1203113, 1 | type NO, or | ISEL UAUTU | , reset uxu | 000.0000 | | | | | | | | | | | |
| | | | | | | | | | | | | | | | DATARIS |
| I2CSMIS 1 | type RO, of | fset OxO14 | 1 reset 0x0 | 000 0000 | | | | | | | | | | | Di tii ti ti |
| , | -, p5 1.0, 0 | | ., | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | DATAMIS |
| I2CSICR 1 | type WO, o | ffset 0x01 | 8. reset 0×0 | 0000.0000 | | | | | | | | | | | |
| , | .,,,0 | 22. 92.91 | ., | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | DATAIC |
| Control | llor Aros | Notwer | r (CAN) | Module | | | | | | | | | | | |
| | Iler Area ase: 0x400 | | k (CAN) | Wodule | | | | | | | | | | | |
| | type R/W, o | | O reset Ov | 0000 0001 | | | | | | | | | | | |
| | -,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,, | | , | 220.0001 | | | | | | | | | | | |
| | | | | | | | | TEST | CCE | DAR | | EIE | SIE | IE | INIT |
| | | | | | | | | 1 .51 | JUL | 2,41 | | | O.L | | |

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
|-----------|-------------|---------------|--------------|--------------|-----|-----|----|---------|-------|-------|---------|-----------|--------------------|-------|-------|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| CANSTS, | type R/W, | offset 0x004 | 4, reset 0x0 | 0000.0000 | | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | BOFF | EWARN | EPASS | RXOK | TXOK | | LEC | |
| CANERR, | type RO, | offset 0x008 | , reset 0x0 | 000.0000 | | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| RP | | | | REC | | | | | | | TE | EC | | | |
| CANBIT, t | ype R/W, c | offset 0x00C | , reset 0x0 | 000.2301 | | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | TSEG2 | | | TSI | EG1 | | S | JW | | | BF | RP | | |
| CANINT, t | ype RO, of | ffset 0x010, | reset 0x00 | 00.000 | | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | IN | TID | | | | | | | |
| CANTST, | type R/W, | offset 0x014 | , reset 0x0 | 000.0000 | | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | RX | Т | X | LBACK | SILENT | BASIC | | |
| CANBRPE | E, type R/V | V, offset 0x0 | 18, reset 0 | x0000.0000 | | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | BR | RPE | |
| CANIF1CE | RQ, type R | /W, offset 0x | x020, reset | 0x0000.000 | 1 | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| BUSY | | | | | | | | | | | | MN | UM | | |
| CANIF2CE | RQ, type R | /W, offset 0x | x080, reset | 0x0000.000 | 1 | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| BUSY | | | | | | | | | | | | MN | UM | | |
| CANIF1C | MSK, type | R/W, offset | 0x024, res | et 0x0000.00 | 000 | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | WRNRD | MASK | ARB | CONTROL | CLRINTPND | NEWDAT / | DATAA | DATAB |
| 041115001 | MOK to a | DAM - # 4 | 0004 | - 4 00000 04 | | | | | | | | | TXRQST | | |
| CANIF2CI | wisk, type | R/W, offset | uxu84, res | et uxuuuu.ut | JUU | | | | | | | 1 | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | WRNRD | MASK | ARB | CONTROL | CLRINTPND | NEWDAT / TXRQST | DATAA | DATAB |
| CANIF1M | SK1, type | R/W, offset (| 0x028, rese | t 0x0000.FF | FF | | | | 1 | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | N | ISK | | | | | | | |
| CANIF2M | SK1, type | R/W, offset (| 0x088, rese | et 0x0000.FF | FF | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | N | ISK | | | | | | | |
| CANIF1M | SK2, type | R/W, offset (| 0x02C, res | et 0x0000.FI | FFF | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| MXTD | MDIR | | | | | | | | MSK | | | | | | |
| CANIF2M | SK2, type | R/W, offset (| 0x08C, res | et 0x0000.FI | FFF | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| MXTD | MDIR | | | | | | | | MSK | | | | | | |
| CANIF1AF | RB1, type | R/W, offset 0 | 0x030, rese | t 0x0000.00 | 00 | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | ID | | | | | | | |
| CANIF2AF | RB1, type | R/W, offset 0 | 0x090, rese | t 0x0000.00 | 00 | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | I ID | | | | | | | |
| CANIF1AF | RB2, type | R/W, offset 0 | 0x034, rese | t 0x0000.00 | 00 | | | | | | | | | | |
| | . 51 | | , | | | | | | | | | | | | |
| MSGVAL | XTD | DIR | | | | | | | ID | | | | | | |
| | | | | | | | | | | | | | | | |

| 0 |
|----------|
| <u> </u> |
| |
| |
| |
| |
| |
| |
| |
| |
| |
| |
| |
| |
| |
| |
| |
| |
| |
| |
| |
| |
| |
| |
| |
| |
| |
| |
| |
| |
| |
| |
| |
| |
| |
| |
| |
| |
| |
| |
| |
| |
| |
| |
| |
| |
| |
| |
| |

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 |
|----------------|---|---------------|---------------|-----------------|------|-----|------|--------|----|-----|--------|----|----|--------------|--------------|
| 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| CANMSG | S1VAL, type | RO, offset | t 0x160, res | et 0x0000.0 | 000 | | | | | | | 1 | | | |
| | | | | | | | | 0.41 | | | | | | | |
| | | DO # / | | | | | MS | GVAL | | | | | | | |
| CANMSG | S2VAL, type | RO, offset | 0x164, res | et uxuuuu.u | 1000 | | | 1 | | | | | | | |
| | | | | | | | MC | C) (A) | | | | | | | |
| | • | | | | | | IVIO | GVAL | | | | | | | |
| | Compa 4003.C000 | | | | | | | | | | | | | | |
| | | | 00 | -0000 0000 | | | | | | | | | | | |
| ACIVIIS, t | ype R/W1C, | onset uxu | ou, reset u | | | | | | | | | | | | |
| | | | | | | | | | | | | | | IN1 | IN0 |
| ACRIS to | ype RO, offs | eet OvOOA | reset Ov000 | 0.000 | | | | | | | | | | 1141 | 1140 |
| AOIGO, t | ype ito, on | Jet 0x004, 1 | 16361 02000 | | | | | | | | | | | | |
| | | | | | | | | | | | | | | IN1 | IN0 |
| ACINTEN | I, type R/W, | offset 0x0 | 08. reset 0x | 0000.0000 | | | | | | | | | | | |
| | , ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,, | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | IN1 | IN0 |
| ACREFC | TL, type R/\ | N, offset 0x | x010, reset | 0x0000.000 | 0 | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | EN | RNG | | | | | | V | REF | |
| ACSTATO |), type RO, | offset 0x02 | 20, reset 0x0 | 0000.0000 | 1 | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | OVAL | |
| ACSTAT1 | I, type RO, | offset 0x04 | 0, reset 0x0 | 0000.0000 | | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | OVAL | |
| ACCTL0, | type R/W, | offset 0x02 | 4, reset 0x0 | 0000.0000 | | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | TOEN | AS | RCP | | TSLVAL | TS | SEN | ISLVAL | IS | EN | CINV | |
| ACCTL1, | type R/W, | offset 0x04 | 4, reset 0x0 | 0000.0000 | | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | TOEN | AS | RCP | | TSLVAL | TS | SEN | ISLVAL | IS | EN | CINV | |
| | Width Mo | | (PWM) | | | | | | | | | | | | |
| | 4002.8000 | | | | | | | | | | | | | | |
| PWMCTL | , type R/W, | offset 0x0 | 00, reset 0x | 0000.0000 | | | | | | | | 1 | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | GlobalSync0 |
| PWMSYN | IC, type R/V | V, offset 0x | (004, reset (| 0x0000.000 | 0 | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | Sync0 |
| PWMENA | ABLE, type | R/W, offset | t 0x008, res | et 0x0000.0 | 1000 | | | | | | | | | | |
| | | | | | | | | | | | | | | DIA/N41En | PWM0En |
| DIAMAININ | ERT, type R | /// offeet / | 0×000 ==== | 4 020000 00 | 200 | | | | | | | | | PVVIVITEII | PVVIVIUEII |
| PVVIVIINV | ERI, type R | /w, onset | uxuuc, rese | | J00 | | | | | | | | | | |
| | | | | | | | | | | | | | | P\M/M1Inv | PWM0Inv |
| DWMEAT | JLT, type R/ | N offect O | v010 roset | 0×0000 000 | 10 | | | | | | | | | I VVIVITIIIV | 1 AAIAIOIIIA |
| · WINTAU | LI, type K/ | rr, onset 0 | AU 10, 1656[| | ,,, | | | | | | | | | | |
| | | | | | | | | | | | | | | Fault1 | Fault0 |
| DWMINIT | EN, type R/ | N offect O | v014 roset | 0×0000 000 | 0 | | | | | | | | | i duiti | 1 auto |
| 1. AAIAILM I I | ∟n, type K/ | r, onset 0 | AJ 14, IESEL | | | | | | | | | | | | IntFault |
| | | | | | | | | | | | | | | | IntPWM0 |
| | | | | | | | | | | | | | | | IIII VVIVIU |

| 0.4 | 20 | 00 | 00 | 07 | 00 | 05 | 0.4 | 1 00 | 00 | 04 | 00 | 10 | 40 | 47 | 40 |
|------------|---|--------------|---------------|-----------------|----------|-----------|-----------|---------|------|----------|----------|----------|----------|------------|---------------------|
| 31 15 | 30 14 | 29 13 | 28 12 | 27 11 | 26 10 | 25 | 24 | 23 7 | 22 | 21 | 20 4 | 19 | 18 | 17 | 16 |
| | | | | | 10 | 9 | 8 | / | 6 | 5 | 4 | 3 | 2 | | 0 |
| PWWKIS, | type RO, o | mset uxu1 | 8, reset 0x0 | 1 | | | | | | | | 1 | | | IntEnville |
| | | | | | | | | | | | | | | | IntFault IntPWM0 |
| DWMISC | tuno P/M/1 | C offeet 0 | x01C, reset | 0~0000 00 | 00 | | | | | | | | | | IIII VVIVIO |
| r www.ioc, | type R/VV | o, onset o | AUTO, Teset | | 00 | | | | | | | | | | IntFault |
| | | | | | | | | | | | | | | | IntPWM0 |
| PWMSTAT | TUS, type R | O. offset (| 0x020, rese | 0×0000.00 | 000 | | | | | | | | | | |
| | oo, type i | io, onoce | 7.020, 1000 | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | Fault |
| PWM0CTI | . type R/W | offset 0x | 040, reset 0 | ×0000.000 | 0 | | | | | | | | | | |
| | ., ., po | , 0.1001 0.1 | 1.0,100010 | | _ | | | | | | | | | | |
| | | | | | | | | | | CmpBUpd | CmpAUpd | LoadUpd | Debug | Mode | Enable |
| PWM0INT | FN. type R | /W. offset (| 0x044, rese | t 0x0000.00 | 000 | | | | | | 5pp. | | | | |
| | , .ypc 10 | , | | | | | | | | | | | | | |
| | | TrCmpBD | TrCmpBU | TrCmpAD | TrCmpAU | TrCntLoad | TrCntZero | | | IntCmpBD | IntCmpBU | IntCmpAD | IntCmpAU | IntCntLoad | IntCntZero |
| PWM0RIS | type RO | · · | 48, reset 0x | | | | | | | | | | | | |
| | , ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,, | | ., | | | | | | | | | | | | |
| | | | | | | | | | | IntCmpBD | IntCmpBU | IntCmpAD | IntCmpAU | IntCntLoad | IntCntZero |
| PWM0ISC | . type R/W | 1C. offset (| 0x04C, rese | t 0x0000.0 | 000 | | | | | | | | | | |
| | , ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,, | , | | | | | | | | | | | | | |
| | | | | | | | | | | IntCmpBD | IntCmpBU | IntCmpAD | IntCmpAU | IntCntLoad | IntCntZero |
| PWM0LO/ | AD, type R/ | W, offset 0 |)x050, reset | 0x0000.00 | 000 | | | | | | | | | | |
| | , ,, | , | | | | | | | | | | | | | |
| | | | | | | | L | oad. | | | | l | | | |
| PWM0CO | UNT, type F | RO, offset | 0x054, rese | t 0x0000.0 | 000 | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | С | ount | | | | | | | |
| PWM0CM | PA, type R/ | W, offset (| 0x058, reset | 0x0000.00 | 000 | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | Co | ompA | | | | <u> </u> | | | |
| PWM0CM | PB, type R | W, offset (| 0x05C, rese | t 0x0000.0 | 000 | | | - | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | Co | ompB | | | | | | | |
| PWM0GEI | NA, type R/ | W, offset (| 0x060, rese | t 0x0000.00 | 000 | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | ActC | mpBD | ActC | mpBU | ActC | mpAD | ActCi | mpAU | Actl | oad | Act | Zero |
| PWM0GEI | NB, type R | W, offset (| 0x064, rese | t 0x0000.00 | 000 | | | | | | | | | - | |
| | | | | | | | | | | | | | | | |
| | | | | ActC | mpBD | ActC | mpBU | ActC | mpAD | ActCi | mpAU | Actl | oad | Act | Zero |
| PWM0DB | CTL, type F | R/W, offset | 0x068, res | et 0x0000.0 | 0000 | | | | | | | | | - | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | | | | | | | Enable |
| PWM0DBI | RISE, type | R/W, offse | t 0x06C, res | set 0x0000 | .0000 | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | Ris | eDelay | | | | | |
| PWM0DBI | FALL, type | R/W, offse | et 0x070, res | set 0x0000 | .0000 | | | | | | | | | | |
| | | | | | | | | | | | | | | | |
| | | | | | | | | | Fal | IIDelay | | | | | |

C Ordering and Contact Information

C.1 Ordering Information




Table C-1. Part Ordering Information

| Orderable Part Number | Description |
|-----------------------|---|
| LM3S2412-IBZ25-A2 | Stellaris® LM3S2412 Microcontroller Industrial Temperature 108-ball BGA |
| LM3S2412-IBZ25-A2T | Stellaris® LM3S2412 Microcontroller Industrial Temperature 108-ball BGA Tape-and-reel |
| LM3S2412-EQC25-A2 | Stellaris® LM3S2412 Microcontroller Extended Temperature 100-pin LQFP |
| LM3S2412-EQC25-A2T | Stellaris® LM3S2412 Microcontroller Extended Temperature 100-pin LQFP Tape-and-reel |
| LM3S2412-IQC25-A2 | Stellaris® LM3S2412 Microcontroller Industrial Temperature 100-pin LQFP |
| LM3S2412-IQC25-A2T | Stellaris® LM3S2412 Microcontroller Industrial Temperature 100-pin LQFP Tape-and-reel |

C.2 Part Markings

The Stellaris[®] microcontrollers are marked with an identifying number. This code contains the following information:

- The first line indicates the part number. In the example figure below, this is the LM3S6965.
- The first seven characters in the second line indicate the temperature, package, speed, and revision. In the example figure below, this is an Industrial temperature (I), 100-pin LQFP package (QC), 50-MHz (50), revision A2 (A2) device.
- The remaining characters contain internal tracking numbers.



C.3 Kits

The Stellaris[®] Family provides the hardware and software tools that engineers need to begin development quickly.

- Reference Design Kits accelerate product development by providing ready-to-run hardware and comprehensive documentation including hardware design files
- Evaluation Kits provide a low-cost and effective means of evaluating Stellaris[®] microcontrollers before purchase
- Development Kits provide you with all the tools you need to develop and prototype embedded applications right out of the box


See the website at www.ti.com/stellaris for the latest tools available, or ask your distributor.

C.4 Support Information

For support on Stellaris[®] products, contact the TI Worldwide Product Information Center nearest you: http://www-k.ext.ti.com/sc/technical-support/product-information-centers.htm.

D Package Information

Figure D-1. 100-Pin LQFP Package




Note: The following notes apply to the package drawing.

- 1. All dimensions shown in mm.
- 2. Dimensions shown are nominal with tolerances indicated.
- **3.** Foot length 'L' is measured at gage plane 0.25 mm above seating plane.

| В | ody +2.00 mm Footprint, 1.4 mm packag | e thickness |
|----------------|---------------------------------------|---------------------|
| Symbols | Leads | 100L |
| Α | Max. | 1.60 |
| A ₁ | - | 0.05 Min./0.15 Max. |
| A ₂ | ±0.05 | 1.40 |
| D | ±0.20 | 16.00 |
| D ₁ | ±0.05 | 14.00 |
| Е | ±0.20 | 16.00 |
| E ₁ | ±0.05 | 14.00 |
| L | +0.15/-0.10 | 0.60 |
| е | Basic | 0.50 |
| b | +0.05 | 0.22 |
| θ | - | 0°-7° |
| ddd | Max. | 0.08 |
| ccc | Max. | 0.08 |
| JEDEC Re | MS-026 | |
| Variatio | BED | |

Figure D-2. 108-Ball BGA Package



Note: The following notes apply to the package drawing.

- 1. ALL DIMENSIONS ARE IN MILLIMETERS.
- 2. 'e' REPRESENTS THE BASIC SOLDER BALL GRID PITCH.
- "M" REPRESENTS THE BASIC SOLDER BALL MATRIX SIZE. AND SYMBOL 'N' IS THE NUMBER OF BALLS AFTER DEPOPULATING.
- \triangle 'b' IS MEASURABLE AT THE MAXIMUM SOLDER BALL DIAMETER AFTER REFLOW PARALLEL TO PRIMARY DAIUM $\boxed{\mathbb{C}}$.
- ⚠ DIMENSION 'ccc' IS MEASURED PARALLEL TO PRIMARY DATUM [].
- PRIMARY DATUM [] AND SEATING PLANE ARE DEFINED BY THE SPHERICAL CROWNS OF THE SOLDER BALLS.
- 7. PACKAGE SURFACE SHALL BE MATTE FINISH CHARMILLES 24 TO 27.
- 8. SUBSTRATE MATERIAL BASE IS BT RESIN.
- 9. THE OVERALL PACKAGE THICKNESS "A" ALREADY CONSIDERS COLLAPSE BALLS
- 10. DIMENSIONING AND TOLERANCING PER ASME Y14.5M 1994.
- A EXCEPT DIMENSION b.

| Symbols | MIN | NOM | MAX | | | | | |
|---------|--------------------|----------|-------|--|--|--|--|--|
| Α | 1.22 | 1.36 | 1.50 | | | | | |
| A1 | 0.29 | 0.34 | 0.39 | | | | | |
| A3 | 0.65 | 0.70 | 0.75 | | | | | |
| С | 0.28 | 0.32 | 0.36 | | | | | |
| D | 9.85 | 10.00 | 10.15 | | | | | |
| D1 | | 8.80 BSC | | | | | | |
| E | 9.85 | 10.00 | 10.15 | | | | | |
| E1 | | 8.80 BSC | | | | | | |
| b | 0.43 0.48 0.53 | | | | | | | |
| bbb | | .20 | | | | | | |
| ddd | | .12 | | | | | | |
| е | | 0.80 BSC | | | | | | |
| f | - | - 0.60 - | | | | | | |
| M | 12 | | | | | | | |
| n | 108 | | | | | | | |
| | REF: JEDEC MO-219F | | | | | | | |

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

| Products | | Applications | |
|-----------------------------|------------------------|------------------------------|-----------------------------------|
| Amplifiers | amplifier.ti.com | Audio | www.ti.com/audio |
| Data Converters | dataconverter.ti.com | Automotive | www.ti.com/automotive |
| DLP® Products | www.dlp.com | Communications and Telecom | www.ti.com/communications |
| DSP | <u>dsp.ti.com</u> | Computers and Peripherals | www.ti.com/computers |
| Clocks and Timers | www.ti.com/clocks | Consumer Electronics | www.ti.com/consumer-apps |
| Interface | interface.ti.com | Energy | www.ti.com/energy |
| Logic | logic.ti.com | Industrial | www.ti.com/industrial |
| Power Mgmt | <u>power.ti.com</u> | Medical | www.ti.com/medical |
| Microcontrollers | microcontroller.ti.com | Security | www.ti.com/security |
| RFID | www.ti-rfid.com | Space, Avionics & Defense | www.ti.com/space-avionics-defense |
| RF/IF and ZigBee® Solutions | www.ti.com/lprf | Video and Imaging | www.ti.com/video |
| | | Wireless | www.ti.com/wireless-apps |