- High-Performance Static CMOS Technology
- Includes the T320C2xx Core CPU
 - Object-Compatible With the TMS320C2xx
 - Source-Code-Compatible With TMS320C25
 - Upwardly Compatible With TMS320C5x
 - 50-ns Instruction Cycle Time
- Pin Compatible to Emulation Device TMS320F241 (64-Pin/68-Pin)
- Code Compatible to Emulation Devices TMS320F243 and TMS320F241
- Commercial and Industrial Temperature Available
- Memory
 - 544 Words x 16 Bits of On-Chip Data/Program Dual-Access RAM (DARAM)
 - 4K Words x 16 Bits of On-chip Program ROM
- Event-Manager Module
 - Eight Compare/Pulse-Width Modulation (PWM) Channels
 - Two 16-Bit General-Purpose Timers With Six Modes, Including Continuous Upand Up/Down Counting
 - Three 16-Bit Full Compare Units With Deadband
 - Three Capture Units (Two With Quadrature Encoder-Pulse Interface Capability)

- Single 10-Bit Analog-to-Digital Converter (ADC) Module With 8 Multiplexed Input Channels
- 26 Individually Programmable, Multiplexed General-Purpose I/O (GPIO) Pins
- Phase-Locked-Loop (PLL)-Based Clock
- Watchdog (WD) Timer Module
- Serial Communications Interface (SCI)
- Five External Interrupts (Power Drive Protection, Reset, NMI, and Two Maskable Interrupts)
- Three Power-Down Modes for Low-Power Operation
- Scan-Based Emulation
- Development Tools Available:
 - Texas Instruments (TI™) ANSI C Compiler, Assembler/Linker, and C-Source Debugger
 - Full Range of Emulation Products
 Self-Emulation (XDS510™)
 - Third-Party Digital Motor Control and Fuzzy-Logic Development Support
- 68-Pin PLCC FN Package
- 64-Pin QFP PG Package

description

The TMS320C242 device is a member of the '24x family of digital signal processor (DSP) controllers based on the TMS320C2xx generation of 16-bit fixed-point DSPs. The TMS320F241 device is fully compatible with the 'C242 to allow emulation during prototype development. (These two devices share similar core and peripherals.) This new family is optimized for digital motor/motion control applications. The DSP controllers combine the enhanced TMS320 architectural design of the 'C2xx core CPU for low-cost, high-performance processing capabilities and several advanced peripherals optimized for motor/motion control applications. These peripherals include the event manager module, which provides general-purpose timers and PWM registers to generate PWM outputs, and a single,10-bit analog-to-digital converter (ADC), which can perform conversion within 1 µs.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

TI and XDS510 are trademarks of Texas Instruments Incorporated.



Table of Co	ntents
Description	Scan-Based Emulation 40
Device Features	Development Support
FN Package, 68-Pin PLCC, 'C242 4	Nomenclature 42
PG Package, 64-Pin QFP, '242 5	Documentation Support
Terminal Functions - 'C242 PG and FN Packages 6	Absolute Maximum Ratings 44
Functional Block Diagram 9	Recommended Operating Conditions
Architectural Overview	Electrical Characteristics
System-Level Functions	Parameter Measurement Information
Device Memory Map	Signal Transition Levels
Memory Map	Timing Parameter Symbology
Peripheral Memory Map	Clock Characteristics and Timings
Digital I/O and Shared Pin Functions	Clock Options
Digital I/O Control Registers	Ext Reference Crystal/Clock w/PLL Circuit Enabled 48
Device Reset and Interrupts	Low-Power Mode Timings
Clock Generation	RS Timings
Low-Power Modes	XF, BIO, and MP/MC Timings 51
Functional Block Diagram of the '24x DSP CPU 26	Timing Event Manager Interface
'24x Legend for the Internal Hardware	PWM Timings 52
'C242 DSP Core CPU	Capture and QEP Timings 53
Internal Memory	Interrupt Timings
Peripherals	General-Purpose Input/Output Timings
Event-Manager (EV2) Module	10-Bit Dual Analog-to-Digital Converter (ADC)
Analog-to-Digital Converter (ADC) Module	ADC Operating Frequency
A/D Overview	ADC Input Pin Circuit
Serial Communications Interface (SCI) Module 36	Internal ADC Module Timings
Watchdog (WD) Timer Module	Mechanical Data



device features

Table 1 and Table 2 provide a comparison of the features of the 'C242 to the 'F241. See the functional block diagram for the 'C242 peripherals and memory.


Table 1. Hardware Features of the TMS320x24x DSP Controllers

	ON-CHIP MEMORY	(WORDS)				
	RAM		EVTERNAL	POWER	CYCLE	
TMS320x24x DEVICES	DATA SPACE	CONFIGURABLE DATA/PROG SPACE	EXTERNAL MEMORY INTERFACE	SUPPLY (V)	TIME (ns)	
	(B1 RAM - 256 WORDS) (B2 RAM - 32 WORDS)	' I (B) RAM) I				
TMS320C242	000	050		_	50	
TMS320F241	288	256	_	5	50	

Table 2. Device Specifications of the TMS320x24x DSP Controllers

	ON-CHIP MEM	ORY (WORDS)					
TMS320x24x DEVICES	ROM	FLASH EEPROM	ADC CHANNELS	PERIPHI	ERALS	GPIO	PACKAGE TYPE PIN COUNT
	PROG	PROG		CAN	SPI		1 114 000141
TMS320C242	4K	-		-	-	00	FN 68-PLCC
TMS320F241	_	8K	8	$\sqrt{}$	V	26	PG 64-PQFP

pinouts



†NC = No connection, DNC = Do not connect



pinouts (continued)

PG PACKAGET (TOP VIEW) SCITXD/IOPA0 BIO/IOPC1 SCIRXD/IOPA1 XTAL1/CLKIN VDD VSS XF/IOPC0 IOPC4 10PC3 IOPC2 XTAL2 V_{DDO} IOPC5 EM_{U0} EMU1 51 50 49 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 **WDDIS** TRST 32 NMI 53 31 **TMS** XINT2/ADCSOC/IOPD1 54 30 TDO XINT1/IOPA2 55 29 TDI TDIR/IOPB6 56 28 TCK TCLKIN/IOPB7 TMS320C242 27 57 RS **PDPINT** (64-Pin QFP) 58 26 $^{\rm V_{\rm SSO}}_{\rm DNC}$ PWM6/IOPB3 59 25 PWM5/IOPB2 60 24 ADCIN00 PWM4/IOPB1 61 23 ADCIN01 PWM3/IOPB0 62 22 ADCIN02 PWM2/IOPA7 63 21 ADCIN03 PWM1/IOPA6 64 20 [ADCIN04 9 10 11 12 13 14 15 16 17 18 19 VREFHI VREFLO ADCIN06 ADCIN05 Vsso IOPC7 10PC6 Vpp VssA VCCA CLKOUT/IOPD0 CAP3/IOPA5 CAP2/QEP1/IOPA4 CAP1/QEP0/IOPA3 T2CMP/T2PWM/IOPB5 T1CMP/T1PWM/IOPB4 ADCIN07

† NC = No connection, DNC = Do not connect

Terminal Functions - 'C242 PG and FN Packages

NAME	64-PIN QFP NO.	68-PIN PLCC NO.	TYPET	RESET STATE‡	DESCRIPTION				
			INT	ERFACE C	ONTROL SIGNALS				
WDDIS	52	63	I	I	Watchdog disable. Note that on ROM devices, only the WDDIS function is valid. If the input is low, the watchdog timer cannot be disabled in the software. If the input is high, the watchdog timer can be disabled in the software through the WDDIS bit in the WDCR register.				
ANALOG-TO-DIGITAL CONVERTER (ADC) INPUTS									
ADCIN00	24	32							
ADCIN01	23	31							
ADCIN02	22	30							
ADCIN03	21	29] .	Ι.	Analog inputs to the ADC				
ADCIN04	20	28	'	1	Analog inputs to the ADC				
ADCIN05	19	26							
ADCIN06	18	25							
ADCIN07	15	22							
VCCA	14	21	-	-	Analog supply voltage for ADC (5 V). V _{CCA} must be isolated from digital supply voltage.				
VSSA	13	20	-	_	Analog ground reference for ADC				
VREFHI	16	23	-	_	ADC analog high-voltage reference input				
VREFLO	17	24	-	_	ADC analog low-voltage reference input				
		•	•	EVENT	MANAGER				
T1CMP/T1PWM/ <i>IOPB4</i>	12	19	I/O/Z		Timer 1 compare output/general-purpose bidirectional digital I/O (GPIO).				
T2CMP/T2PWM/ <i>IOPB5</i>	11	18	I/O/Z	1	Timer 2 compare output/GPIO				
TDIR/ <i>IOPB6</i>	56	67	I/O		Counting direction for GP timer/GPIO. If TDIR=1, upward counting is selected. If TDIR=0, downward counting is selected.				
TCLKIN/IOPB7	57	68	I/O]	External clock input for GP timer/GPIO. Note that timer can also use the internal device clock.				
CAP1/QEP0/ <i>IOPA3</i>	8	15	I/O	1	Capture input #1/quadrature encoder pulse input #0/GPIO				
CAP2/QEP1/ <i>IOPA4</i>	7	14	I/O] ,	Capture input #2/quadrature encoder pulse input #1/GPIO				
CAP3/ <i>IOPA5</i>	6	13	I/O]	Capture input #3/GPIO				
PWM1/ <i>IOPA6</i>	64	7	I/O/Z	1	Compare/PWM output pin #1 or GPIO				
PWM2/ <i>IOPA7</i>	63	6	I/O/Z]	Compare/PWM output pin #2 or GPIO				
PWM3/ <i>IOPB0</i>	62	5	I/O/Z	1	Compare/PWM output pin #3 or GPIO				
PWM4/ <i>IOPB1</i>	61	4	I/O/Z]	Compare/PWM output pin #4 or GPIO				
PWM5/ <i>IOPB2</i>	60	3	I/O/Z	1	Compare/PWM output pin #5 or GPIO				
PWM6/IOPB3	59	2	I/O/Z]	Compare/PWM output pin #6 or GPIO				
PDPINT	58	1	I	I	Power drive protection interrupt input. This interrupt, when activated, puts the PWM output pins in the high-impedance state, should motor drive/power converter abnormalities, such as overvoltage or overcurrent, etc., arise. PDPINT is a falling-edge-sensitive interrupt. After the falling edge, this pin must be held low for two clock cycles for the core to recognize the interrupt.				

 $^{^{\}dagger}$ I = input, O = output, Z = high impedance

NOTE: Bold, italicized pin names indicate pin function after reset.



[‡] The reset state indicates the state of the pin at reset. If the pin is an input, indicated by an I, its state is determined by user design. If the pin is an output, its level at reset is indicated.

[§] These pins are internally pulled high. However, these pins are not pulled high in the emulation devices ('F243/'F241).

Terminal Functions - 'C242 PG and FN Packages (Continued)

NAME	64-PIN QFP NO.	68-PIN PLCC NO.	TYPET	RESET STATE‡	DESCRIPTION
	•		•	BIT I	/O PINS
IOPC2	45	56	I/O		GPIO
IOPC3	46	57	I/O		GPIO
IOPC4	47	58	I/O	1	GPIO
IOPC5	48	59	I/O	i i	GPIO
IOPC6	4	11	I/O		GPIO
IOPC7	3	10	I/O		GPIO
	(SERIAL CO	OMMUNIC	ATIONS IN	TERFACE (SCI) AND BIT I/O PINS
SCITXD/IOPA0	43	54	I/O		SCI asynchronous serial port transmit data or GPIO
SCIRXD/IOPA1	44	55	I/O	!	SCI asynchronous serial port receive data or GPIO
	IN	TERRUPT,	EXTERNA	AL ACCES	S, AND MISCELLANEOUS SIGNALS
RS	27	35	I/O	I	Device reset. RS causes the 'C242 to terminate execution and sets PC=0. After RS is brought to a high level, execution begins at location zero of program memory. RS affects (sets to zero) various registers and status bits. When the watchdog timer overflows, it initiates a system reset pulse that is reflected on the RS pin. This pulse is eight clock cycles wide.
пміŝ	53	64	I	I	Nonmaskable interrupt. When NMI is activated, the device is interrupted regardless of the state of the INTM bit of the status register. $\overline{\text{NMI}}$ is (falling) edge- and low-level-sensitive. To be recognized by the core, this pin must be kept low for at least one clock cycle after the falling edge.
XINT1/ <i>IOPA2</i>	55	66	I/O	I	External user interrupt 1 or GPIO. Both XINT1 and XINT2 are edge-sensitive. To be recognized by the core, these pins must be kept low/high for at least one clock cycle after the edge. The edge polarity is programmable.
XINT2/ADCSOC/ <i>IOPD1</i>	54	65	I/O	-	External user interrupt 2. External "start-of-conversion" input for ADC/GPIO. Both XINT1 and XINT2 are edge-sensitive. To be recognized by the core, these pins must be kept low/high for at least one clock cycle after the edge. The edge polarity is programmable.
XF/IOPC0§	39	50	I/O	0-1	External flag output (latched software-programmable signal). XF is a general-purpose output pin. It is set/reset by the SETC XF/CLRC XF instruction. This pin is configured as an external flag output by all device resets. It can be used as a GPIO, if not used as XF.
BIO/IOPC1§	42	53	I/O	I	Branch control input. BIO is polled by the BCND pma, BIO instruction. If BIO is low, a branch is executed. If BIO is not used, it should be pulled high. This pin is configured as a branch control input by all device resets. It can be used as a GPIO, if not used as a branch control input.
PMT	49	60	I	I	Do not connect. Reserved for test.
				CLOCK	SIGNALS
XTAL1/CLKIN	35	46	I	I	PLL oscillator input pin. Crystal input to PLL/clock source input to PLL. XTAL1/CLKIN is tied to one side of a reference crystal.
XTAL2	36	47	0	0	Crystal output. PLL oscillator output pin. XTAL2 is tied to one side of a reference crystal. This pin goes in the high-impedance state when EMU1/OFF is active low.

TI = input, O = output, Z = high impedance

NOTE: Bold, italicized pin names indicate pin function after reset.



[‡] The reset state indicates the state of the pin at reset. If the pin is an input, indicated by an I, its state is determined by user design. If the pin is an output, its level at reset is indicated.

[§] These pins are internally pulled high. However, these pins are not pulled high in the emulation devices ('F243/'F241).

Terminal Functions - 'C242 PG and FN Packages (Continued)

NAME	64-PIN QFP NO.	68-PIN PLCC NO.	TYPET	RESET STATE‡	DESCRIPTION				
			CL	OCK SIGN	ALS (CONTINUED)				
CLKOUT/IOPD0	5	12	I/O	0	Clock output. This pin outputs the CPU clock (CLKOUT) only. This pin can be used as a GPIO, if it is not used as a clock output pin.				
TEST SIGNALS									
TCK	28	36	I	I	JTAG test clock with internal pullup				
TDI	29	37	I	I	JTAG test data input (TDI) with internal pullup. TDI is clocked into the selected register (instruction or data) on a rising edge of TCK.				
TDO	30	38	0	0	JTAG scan out, test data output (TDO). The contents of the selected register (instruction or data) is shifted out of TDO on the falling edge of TCK.				
TMS	31	39	I	I	JTAG test-mode select (TMS) with internal pullup. This serial control input is clocked into the TAP controller on the rising edge of TCK.				
TRST	32	40	I	I	JTAG test reset with internal pulldown. TRST, when driven high, gives the scan system control of the operations of the device. If this signal is not connected or driven low, the device operates in its functional mode, and the test reset signals are ignored.				
EMU0	37	48	I/O	I	Emulator I/O pin 0 with internal pullup. When TRST is driven high, this pin is used as an interrupt to or from the emulator system and is defined as input/output through the JTAG scan.				
EMU1	38	49	I/O	I	Emulator I/O pin 1 with internal pullup. When TRST is driven high, this pin is used as an interrupt to or from the emulator system and is defined as input/output through JTAG scan.				
				SUPPL	Y SIGNALS				
V	9	16	_	_	Digital logic supply voltage (F.V)				
V_{DD}	41	52	_	_	Digital logic supply voltage (5 V)				
	_	42	_	_					
V _{DDO}	1	8	_	-	Digital logic and buffer supply voltage (5 V)				
√ 000	34	45	_	-	Digital logic and buller supply voltage (5 v)				
	51	62	_	-					
	_	41	_	_					
V _{SS}	10	17	_	_	Digital logic ground reference				
	40	51	_	_					
		43	_	_					
	2	9	_	_					
VSSO	26	34	_	-	Digital logic and buffer ground reference				
	33	44	_	-					
	50	61	_	_					
				NO C	CONNECT				
NC	-	27			No internal connection made to this pin				
DNC	25	33			Do not connect. Reserved for test.				

 $[\]dagger I = input, O = output, Z = high impedance$


NOTE: Bold, italicized pin names indicate pin function after reset.



[‡] The reset state indicates the state of the pin at reset. If the pin is an input, indicated by an I, its state is determined by user design. If the pin is an output, its level at reset is indicated.

[§] These pins are internally pulled high. However, these pins are not pulled high in the emulation devices ('F243/'F241).

functional block diagram of the '24x DSP controller





architectural overview

The functional block diagram provides a high-level description of each component in the 'C242 DSP controllers. The TMS320x24x devices are composed of three main functional units: a 'C2xx DSP core, internal memory, and peripherals. In addition to these three functional units, there are several system-level features of the 'C242 that are distributed. These system features include the memory map, device reset, interrupts, digital input/output (I/O), clock generation, and low-power operation.

system-level functions

device memory map

The 'C242 device implements three separate address spaces for program memory, data memory, and I/O space. On the 'C242, the first 96 (0–5Fh) data memory locations are either allocated for memory-mapped registers or reserved. This memory-mapped register space contains various control and status registers, including those for the CPU.

All the on-chip peripherals of the 'C242 devices are mapped into data memory space. Access to these registers is made by the CPU instructions addressing their data memory locations. Figure 1 shows the 'C242 memory map.



memory map

Hex	Program	Hex	Data
0000 003F	Interrupt Vectors	0000 005F	Memory-Mapped Registers/Reserved Addresses
0040	User Code in ROM	0060 007F	On-Chip DARAM B2
0FBF 0FC0	Reserved	007F 0080 01FF	Reserved
0FFF 1000	15555555555555555555555555555555555555	0200	On-Chip DARAM (B0) [‡] (CNF = 0) Reserved (CNF = 1)
	64444444444444444444444444444444444444	02FF 0300 03FF	On-Chip DARAM (B1)§
	1868489686968868686868 186848686968868686 1868486868686868686 186848686868686868686 186848686868868868868	0400	illegal
	Reserved	6FFF 7000	Peripheral Memory- Mapped Registers (System,WD, ADC, SCI, I/O, Interrupts)
		73FF 7400 743F	Peripheral Memory-Mapped Registers (Event Manager)
	:	7440	Illegal
	# # # # # # # # # # # # # # # # # # #	77FF 7800 7FFF 8000	Illegal
FDFF FE00	Reserved [†]	0000	\$5\$5\$
FEFF FF00	On-Chip DARAM B0 [†] (CNF = 1)		Illegal
FFFF	Reserved (CNF = 0)	FFFF	57575757575757575757575757575757575757
	On-Chip ROM	Л , (4K)	

[†] When CNF = 1, addresses FE00h–FEFFh and FF00h–FFFFh are mapped to the same physical block (B0) in program-memory space. For example, a write to FE00h will have the same effect as a write to FF00h. For simplicity, addresses FE00h–FEFFh are referred to as reserved when CNF = 1.

Figure 1. TMS320C242 Memory Map



When CNF = 0, addresses 0100h–01FFh and 0200h–02FFh are mapped to the same physical block (B0) in data-memory space. For example, a write to 0100h will have the same effect as a write to 0200h. For simplicity, addresses 0100h–01FFh are referred to as reserved.

[§] Addresses 0300h–03FFh and 0400h–04FFh are mapped to the same physical block (B1) in data-memory space. For example, a write to 0400h has the same effect as a write to 0300h. For simplicity, addresses 0400h–04FFh are referred to as illegal.

NOTE A: There is no external memory space for program, data, global data, or I/O in the 'C242. The GREG register is reserved in the 'C242.

peripheral memory map

The system and peripheral control register frame contains all the data, status, and control bits to operate the system and peripheral modules on the device (excluding the event manager). The register frame is mapped in the data memory space.




Figure 2. Peripheral Memory Map for 'C242



digital I/O and shared pin functions

The 'C242 has a total of 26 general-purpose, bidirectional, digital I/O (GPIO) pins –most of which are shared between primary functions and I/O. Twenty (20) I/O pins of the 'C242 are shared with other functions. The digital I/O ports module provides a flexible method for controlling both dedicated I/O and shared pin functions. All I/O and shared pin functions are controlled using eight 16-bit registers. These registers are divided into two types:

- Output Control Registers used to control the multiplexer selection that chooses between the primary function of a pin or the general-purpose I/O function.
- Data and Control Registers used to control the data and data direction of bidirectional I/O pins.

description of shared I/O pins

The control structure for shared I/O pins is shown in Figure 3, where each pin has three bits that define its operation:

- Mux control bit this bit selects between the primary function (1) and I/O function (0) of the pin.
- I/O direction bit if the I/O function is selected for the pin (mux control bit is set to 0), this bit determines whether the pin is an input (0) or an output (1).
- I/O data bit if the I/O function is selected for the pin (mux control bit is set to 0) and the direction selected is an input, data is read from this bit; if the direction selected is an output, data is written to this bit.

The mux control bit, I/O direction bit, and I/O data bit are in the I/O control registers.




Figure 3. Shared Pin Configuration

A summary of shared pin configurations and associated bits is shown in Table 3.



description of shared I/O pins (continued)

Table 3. Shared Pin Configurations

PIN	PIN NO. MUX CONTROL		PIN FUNCTION	SELECTED	I/O PORT DA	ATA AND DIRECT	ion†
68-PIN PLCC	64-PIN QFP	REGISTER (name.bit #)	(OCRx.n = 1)	(OCRx.n = 0)	REGISTER	DATA BIT NO.‡	DIR BIT NO.§
					PORT A		
54	43	OCRA.0	SCITXD	IOPA0	PADATDIR	0	8
55	44	OCRA.1	SCIRXD	IOPA1	PADATDIR	1	9
66	55	OCRA.2	XINT1	IOPA2	PADATDIR	2	10
15	8	OCRA.3	CAP1/QEP0	IOPA3	PADATDIR	3	11
14	7	OCRA.4	CAP2/QEP1	IOPA4	PADATDIR	4	12
13	6	OCRA.5	CAP3	IOPA5	PADATDIR	5	13
7	64	OCRA.6	PWM1	IOPA6	PADATDIR	6	14
6	63	OCRA.7	PWM2	IOPA7	PADATDIR	7	15
					PORT B		
5	62	OCRA.8	PWM3	IOPB0	PBDATDIR	0	8
4	61	OCRA.9	PWM4	IOPB1	PBDATDIR	1	9
3	60	OCRA.10	PWM5	IOPB2	PBDATDIR	2	10
2	59	OCRA.11	PWM6	IOPB3	PBDATDIR	3	11
19	12	OCRA.12	T1PWM/T1CMP	IOPB4	PBDATDIR	4	12
18	11	OCRA.13	T2PWM/T2CMP	IOPB5	PBDATDIR	5	13
67	56	OCRA.14	TDIR	IOPB6	PBDATDIR	6	14
68	57	OCRA.15	TCLKIN	IOPB7	PBDATDIR	7	15
					PORT C		
50	39	OCRB.0	IOPC0	XF	PCDATDIR	0	8
53	42	OCRB.1	IOPC1	BIO	PCDATDIR	1	9
56¶	45¶	OCRB.2	-	IOPC2	PCDATDIR	2	10
57¶	46¶	OCRB.3	-	IOPC3	PCDATDIR	3	11
58¶	47¶	OCRB.4	_	IOPC4	PCDATDIR	4	12
59¶	48¶	OCRB.5	-	IOPC5	PCDATDIR	5	13
11¶	4¶	OCRB.6	_	IOPC6	PCDATDIR	6	14
10¶	3¶	OCRB.7	_	IOPC7	PCDATDIR	7	15
					PORT D		
12	5	OCRB.8	IOPD0	CLKOUT	PDDATDIR	0	8
65	54	OCRB.9	XINT2/ADCSOC	IOPD1	PDDATDIR	1	9

[†] Valid only if the I/O function is selected on the pin

[‡] If the GPIO pin is configured as an output, these bits can be written to. If the pin is configured as an input, these bits are read from.

[§] If the DIR bit is 0, the GPIO pin functions as an input. For a value of 1, the pin is configured as an output.

[¶] Dedicated I/O pins

digital I/O control registers

Table 4 lists the registers available in the digital I/O module. As with other 'C242 peripherals, the registers are memory-mapped to the data space.

ADDRESS REGISTER NAME I/O mux control register A 7090h **OCRA** 7092h OCRB I/O mux control register B 7098h **PADATDIR** I/O port A data and direction register 709Ah **PBDATDIR** I/O port B data and direction register 709Ch **PCDATDIR** I/O port C data and direction register **PDDATDIR** 709Eh I/O port D data and direction register

Table 4. Addresses of Digital I/O Control Registers

device reset and interrupts

The TMS320x24x software-programmable interrupt structure supports flexible on-chip and external interrupt configurations to meet real-time interrupt-driven application requirements. The 'C242 recognizes three types of interrupt sources:

- Reset (hardware- or software-initiated) is unarbitrated by the CPU and takes immediate priority over any
 other executing functions. All maskable interrupts are disabled until the reset service routine enables them.
 - The 'C242 device has two sources of reset: an external reset pin and a watchdog timer timeout (reset).
- Hardware-generated interrupts are requested by external pins or by on-chip peripherals. There are two
 types:
 - External interrupts are generated by one of four external pins corresponding to the interrupts XINT1, XINT2, PDPINT, and NMI. The first three can be masked both by dedicated enable bits and by the CPU's interrupt mask register (IMR), which can mask each maskable interrupt line at the DSP core. NMI, which is not maskable, takes priority over peripheral interrupts and software-generated interrupts. It can be locked out only by an already executing NMI or a reset.
 - Peripheral interrupts are initiated internally by these on-chip peripheral modules: the event manager, SCI, WD, and ADC. They can be masked both by enable bits for each event in each peripheral and by the CPU's IMR, which can mask each maskable interrupt line at the DSP core.
- Software-generated interrupts for the 'C242 include:
 - The INTR instruction. This instruction allows initialization of any 'C242 interrupt with software. Its
 operand indicates the interrupt vector location to which the CPU branches. This instruction globally
 disables maskable interrupts (sets the INTM bit to 1).
 - The NMI instruction. This instruction forces a branch to interrupt vector location 24h, the same location used for the nonmaskable hardware interrupt NMI. NMI can be initiated by driving the NMI pin low or by executing an NMI instruction. This instruction globally disables maskable interrupts.
 - The TRAP instruction. This instruction forces the CPU to branch to interrupt vector location 22h. The
 TRAP instruction does not disable maskable interrupts (INTM is not set to 1); therefore, when the CPU
 branches to the interrupt service routine, that routine can be interrupted by the maskable hardware
 interrupts.
 - An emulator trap. This interrupt can be generated with either an INTR instruction or a TRAP instruction.

reset

The reset operation ensures an orderly startup sequence for the device. There are two possible causes of a reset, as shown in Figure 4.




Figure 4. Reset Signals

The two possible reset signals are generated as follows:

- Watchdog timer reset. A watchdog-timer-generated reset occurs if the watchdog timer overflows or an
 improper value is written to either the watchdog key register or the watchdog control register. (Note that
 when the device is powered on, the watchdog timer is automatically active.) The watchdog timer reset is
 reflected on the external RS pin also.
- Reset pin active. To generate an external reset pulse on the RS pin, a low-level pulse duration of at least one CPUCLK cycle is necessary to ensure that the device recognizes the reset signal.

Once watchdog reset is activated, the external \overline{RS} pin is driven (active) low for a minimum of eight CPUCLK cycles. This allows the TMS320x24x device to reset external system components.

The occurrence of a reset condition causes the TMS320x24x to terminate program execution and affects various registers and status bits. During a reset, RAM contents remain unchanged, and all control bits that are affected by a reset are initialized to their reset state.

hardware-generated interrupts

The '24x CPU supports one nonmaskable interrupt (NMI) and six maskable prioritized interrupt requests. The '24x devices have many peripherals, and each peripheral is capable of generating one or more interrupts in response to many events. The '24x CPU does not have sufficient interrupt requests to handle all these peripheral interrupt requests; therefore, a centralized interrupt controller is provided to arbitrate the interrupt requests from all the different sources. Throughout this section, refer to Figure 5.

hardware-generated interrupts (continued)




Figure 5. Peripheral Interrupt Expansion Block Diagram

interrupt hierarchy

The number of interrupt requests available is expanded by having two levels of hierarchy in the interrupt request system. There are two levels of hierarchy in both the interrupt request/acknowledge hardware and in the interrupt service routine software.

interrupt request structure

- 1. At the lower level of the hierarchy, the peripheral interrupt requests (PIRQs) from several peripherals to the interrupt controller are ORed together to generate a request to the CPU. There is an interrupt flag bit and an interrupt enable bit located in the peripheral for each event that can cause a peripheral interrupt request. There is also one PIRQ for each event. If an interrupt-causing event occurs in a peripheral, and the corresponding interrupt enable bit is set, the interrupt request from the peripheral to the interrupt controller is asserted. This interrupt request simply reflects the status of the peripheral's interrupt flag gated with the interrupt enable bit. When the interrupt flag is cleared, the interrupt request is cleared. Some peripherals have the capability to make either a high-priority or a low-priority interrupt request. If a peripheral has this capability, the value of its interrupt priority bit is transmitted to the interrupt controller. The interrupt request continues to be asserted until it is either automatically cleared by an interrupt acknowledge or cleared by software.
- 2. At the upper level of the hierarchy, the ORed PIRQs generate interrupt (INT) requests to the CPU. The request to the '24x CPU is a low-going pulse of 2 CPU clock cycles. The Peripheral Interrupt Expansion (PIE) controller generates an INT pulse when any of the PIRQs controlling that INT go active. If any of the PIRQs capable of asserting that CPU interrupt request are still active in the cycle following an interrupt acknowledge for that INT, another INT pulse is generated in the PIE. Each INT request is followed by an interrupt acknowledge from the CPU, which helps to clear the interrupt-causing flag in the PIE. The interrupt controller defines which CPU interrupt requests get asserted by which peripheral interrupt requests, and the relative priority of each peripheral interrupt request. Thus, priority is determined by the interrupt controller and is not part of any of the peripherals. Table 5 lists interrupt source priority and vectors.

interrupt request structure (continued)

Table 5. 'C242 Interrupt Source Priority and Vectors

INTERRUPT NAME	OVERALL PRIORITY	CPU INTERRUPT AND VECTOR ADDRESS	BIT POSITION IN PIRQRX AND PIACKRX	PERIPHERAL INTERRUPT VECTOR (PIV)	MASK- ABLE?	SOURCE PERIPHERAL MODULE	DESCRIPTION
Reset	1	RSN 0000h		N/A	N	RS pin, Watchdog	Reset from pin, watchdog timeout
Reserved	2	_ 0026h		N/A	N	CPU	Emulator Trap
NMI	3	NMI 0024h		N/A	N	Nonmaskable Interrupt	Nonmaskable interrupt
PDPINT	4		0.0	0020h	Υ	EV	Power device protection interrupt pin
ADCINT	5]	0.1	0004h	Υ	ADC	ADC interrupt in high-priority mode
XINT1	6]	0.2	0001h	Υ	External Interrupt Logic	External interrupt pins in high priority
XINT2	7	INT1	0.3	0011h	Υ	External Interrupt Logic	External interrupt pins in high priority
Reserved	8	0002h					
RXINT	9		0.5	0006h	Y	SCI	SCI receiver interrupt in high-priority mode
TXINT	10		0.6	0007h	Y	SCI	SCI transmitter interrupt in high-priority mode
Reserved	11	1					
Reserved	12	1					
CMP1INT	13		0.9	0021h	Υ	EV	Compare 1 interrupt
CMP2INT	14]	0.10	0022h	Υ	EV	Compare 2 interrupt
CMP3INT	15		0.11	0023h	Υ	EV	Compare 3 interrupt
TPINT1	16	INT2	0.12	0027h	Υ	EV	Timer 1 period interrupt
TCINT1	17	0004h	0.13	0028h	Υ	EV	Timer 1 PWM interrupt
TUFINT1	18		0.14	0029h	Y	EV	Timer 1 underflow interrupt
TOFINT1	19		0.15	002Ah	Υ	EV	Timer 1 overflow interrupt
TPINT2	20		1.0	002Bh	Υ	EV	Timer 2 period interrupt
TCINT2	21	INT3	1.1	002Ch	Υ	EV	Timer 2 PWM interrupt
TUFINT2	22	0006h	1.2	002Dh	Υ	EV	Timer 2 underflow interrupt
TOFINT2	23		1.3	002Eh	Υ	EV	Timer 2 overflow interrupt
CAPINT1	24	15.17.4	1.4	0033h	Υ	EV	Capture 1 interrupt
CAPINT2	25	INT4 0008h	1.5	0034h	Υ	EV	Capture 2 interrupt
CAPINT3	26	000011	1.6	0035h	Υ	EV	Capture 3 interrupt
Reserved	27						
RXINT	28	INT5 000Ah	1.8	0006h	Υ	SCI	SCI receiver interrupt (low-priority mode)
TXINT	29	000/11	1.9	0007h	Υ	SCI	SCI transmitter interrupt (low-priority mode)

interrupt request structure (continued)

Table 5.'C242 Interrupt Source Priority and Vectors (Continued)

INTERRUPT NAME	OVERALL PRIORITY	CPU INTERRUPT AND VECTOR ADDRESS	BIT POSITION IN PIRQRX AND PIACKRX	PERIPHERAL INTERRUPT VECTOR (PIV)	MASK- ABLE?	SOURCE PERIPHERAL MODULE	DESCRIPTION	
Reserved	30	INT5						
Reserved	31	000Ah						
ADCINT	32		1.12	0004h	Υ	ADC	ADC interrupt (low-priority)	
XINT1	33	INT6 000Ch	1.13	0001h	Υ	External Interrupt Logic	External interrupt pins (low-priority mode)	
XINT2	34		1.14	0011h	Υ	External Interrupt Logic	External interrupt pins (low-priority mode)	
Reserved		000Eh		N/A	Υ	CPU	Analysis interrupt	
TRAP	N/A	0022h		N/A	N/A	CPU	TRAP instruction	
Phantom Interrupt Vector	N/A	N/A		0000h	N/A	CPU	Phantom interrupt vector	
INT8 through INT16	N/A	0010h through 0020h		N/A	N/A	CPU	Software	
INT20 through INT31	N/A	00028h through 0603Fh		N/A	N/A	CPU	Interrupt Vectors [†]	

[†] Refer to the TMS320C24x CPU System and Instruction Set, Volume 1 (SPRU160); and the TMS320F243,F241,C242 DSP Controllers System and Peripherals User's Guide Volume 2 (SPRU276) for more information.

interrupt acknowledge

When the CPU asserts its interrupt acknowledge, it simultaneously puts a value on the memory interface program address bus, which corresponds to the CPU interrupt being acknowledged (it does this because it is fetching the CPU interrupt vector from program memory, each INT has a vector stored in a dedicated program memory address). This value is shown in Table 5, column 3, CPU Interrupt and Vector Address. The PIE controller uses the CPU interrupt acknowledge to generate its internal signals to clear the current interrupt request.

interrupt vectors

When the CPU receives an interrupt request (INT), it does not know which peripheral PIRQ caused the INT request. To enable the CPU to distinguish among the PIRQs, a unique interrupt vector is generated in response to a CPU interrupt acknowledge signal. This vector (PIV) is loaded into the Peripheral Interrupt Vector Register (PIVR) in the PIE controller. The CPU reads this PIV vector value from PIVR and branches to the respective Interrupt Service Routine (SISR). The PIVs are all implemented as hard-coded values on the 'C242, according to Table 5, column 5.

In effect, there are two vector tables: a CPU vector table and a user-specified peripheral vector table. The CPU's vector table, which starts at 0000h, is used to get to the General Interrupt Service Routine (GISR) in response to a CPU interrupt request (INT). A user-specified peripheral vector table is employed to get to the Event-Specific Interrupt Service Routine (SISR), corresponding to the event which caused the peripheral interrupt request (PIRQ). The code in the GISR should read the Peripheral Interrupt Vector Register (PIVR) after saving any necessary context, and use this value PIV to generate a branch to the SISR. There is one SISR for every interrupt request from a peripheral to the interrupt controller. The SISR performs the actions required in response to the peripheral interrupt request.



interrupt vectors (continued)

phantom interrupt vector

The phantom interrupt vector is an interrupt system integrity feature. If the CPU's interrupt acknowledge is asserted, but there is no associated peripheral interrupt request asserted, the phantom vector is used so that this fault is handled in a controlled manner. One way the phantom interrupt vector could be required is if the CPU executes a software interrupt instruction with an argument corresponding to a peripheral interrupt (usually INT1–INT6). The other way would be if a peripheral made an interrupt request, but its interrupt request flag was cleared by software before the CPU acknowledged the request. In this case, there may be no peripheral interrupt request asserted to the interrupt controller, so the controller would not know which peripheral interrupt vector to load into the PIVR. In these situations, the phantom interrupt vector is loaded into the PIVR in lieu of a peripheral interrupt vector.

nonmaskable interrupts

The PIE controller does not support expansion of nonmaskable interrupts. This is because an ISR must read the peripheral interrupt vector from the PIVR before interrupts are re-enabled. All interrupts (INT1 – INT6) are automatically disabled when the CPU branches to each of the respective vectors. If the PIVR is not read before interrupts are re-enabled (INTM = 0), another interrupt would be acknowledged and a new peripheral interrupt vector would be loaded into the PIVR, causing permanent loss of the original peripheral interrupt vector. Since, by their very nature, nonmaskable interrupts cannot be masked, they cannot be included in the interrupt expansion controller because they could cause the loss of peripheral interrupt vectors.

interrupt operation sequence

- 1. An interrupt-generating event occurs in a peripheral. The interrupt flag (IF) bit corresponding to that event is set in a register in the peripheral. If the appropriate interrupt enable (IE) bit is set, the peripheral generates an interrupt request to the PIE controller by asserting its PIRQ. If the interrupt is not enabled in the peripheral register, the IF remains set until cleared by software. If the interrupt is enabled at a later time, and the interrupt flag is still set, the PIRQ will immediately be asserted. The interrupt flag (IF) in the peripheral register should be cleared by software only. If the IF bit is not cleared after the respective interrupt service, future interrupts will not be recognized.
- If no unacknowledged CPU interrupt request of the same priority level has previously been sent, the
 peripheral interrupt request, PIRQ, causes the PIE controller to generate a CPU interrupt request pulse.
 This pulse is active low for 2 CPU clock cycles.
- 3. The interrupt request to the CPU sets the corresponding flag in the CPU's interrupt flag register, IFR. If the CPU interrupt has been enabled (by setting the appropriate bit in the CPU's Interrupt Mask Register, IMR), the CPU stops what it is doing. It then masks all other maskable interrupts by setting the INTM bit, saves some context, clears the respective IFR bit, and starts executing the General Interrupt Service Routine (GISR) for that interrupt priority level. The CPU generates an interrupt acknowledge automatically, which is accompanied by a value on the Program Address Bus (PAB) that corresponds to the interrupt priority level being responded to. These values are shown in Table 5, column 3.
- 4. The PIE controller decodes the PAB value and generates an internal peripheral interrupt acknowledge to load the PIV into the PIVR. The appropriate peripheral interrupt vector (or the phantom interrupt vector), is referenced from the table stored in the PIE controller.
- 5. When the GISR has completed any necessary context saves, it reads the PIVR and uses the interrupt vector as a target (or to generate a target) for a branch to the Event-Specific Interrupt Service Routine (SISR) for the interrupt event which occurred in the peripheral. Interrupts *must not* be re-enabled until the PIVR has been read; otherwise, its contents can get overwritten by a subsequent interrupt.



external interrupts

The 'C242 device has four external interrupts. These interrupts include:

- XINT1. The XINT1 control register (at 7070h) provides control and status for this interrupt. XINT1 can be used
 as a high-priority (Level 1) or low-priority (Level 6) maskable interrupt or as a general-purpose I/O pin. XINT1
 can also be programmed to trigger an interrupt on either the rising or the falling edge.
- XINT2. The XINT2 control register (at 7071h) provides control and status for this interrupt. XINT2 can be used as a high-priority (Level 1) or low-priority (Level 6) maskable interrupt or a general-purpose I/O pin. XINT2 can also be programmed to trigger an interrupt on either the rising or the falling edge.
- NMI. This is a nonmaskable external interrupt.
- PDPINT. This interrupt is provided for safe operation of power converters and motor drives controlled by the 'C242. This maskable interrupt can put the timers and PWM output pins in high-impedance states and inform the CPU in case of motor drive abnormalities such as overvoltage, overcurrent, and excessive temperature rise. PDPINT is a Level 1 interrupt.

Table 6 is a summary of the external interrupt capability of the 'C242.

Table 6. External Interrupt Types and Functions

EXTERNAL INTERRUPT	CONTROL REGISTER NAME	CONTROL REGISTER ADDRESS	MASKABLE?
XINT1	XINT1CR	7070h	Yes (Level 1 or 6)
XINT2	XINT2CR	7071h	Yes (Level 1 or 6)
NMI	_	_	No
PDPINT	EVIMRA	742Ch	Yes (Level 1)

clock generation

The 'C242 device has an on-chip, (x4) PLL-based clock module. This module provides all the necessary clocking signals for the device, as well as control for low-power mode entry. The only external component necessary for this module is a fundamental crystal. The "times 4" (x4) option for the 'C242 PLL is fixed and cannot be changed.

The PLL-based clock module provides two modes of operation:

- Crystal-operation
 - This mode allows the use of a 5-MHz external reference crystal/resonator to provide the time base to the device.
- External clock source operation

This mode allows the internal oscillator to be bypassed. The device clocks are generated from an external clock source input on the XTAL1/CLKIN pin. In this case, an external oscillator clock is connected to the XTAL1/CLKIN pin.

The clock module includes two external pins:

- 1. XTAL1/CLKIN clock source/crystal input
- 2. XTAL2 output to crystal




Figure 6. PLL Clock Module Block Diagram

low-power modes

The '24x has an IDLE instruction. When executed, the IDLE instruction stops the clocks to all circuits in the CPU, but the clock output from the CPU continues to run. With this instruction, the CPU clocks can be shut down to save power while the peripherals (clocked with CLKOUT) continue to run. The CPU exits the IDLE state if it is reset, or, if it receives an interrupt request.

clock domains

All '24x-based devices have two clock domains:

- 1. CPU clock domain consists of the clock for most of the CPU logic
- 2. System clock domain consists of the peripheral clock (which is derived from CLKOUT of the CPU) and the clock for the interrupt logic in the CPU.

When the CPU goes into IDLE mode, the CPU clock domain is stopped while the system clock domain continues to run. This mode is also known as IDLE1 mode. The '24x CPU also contains support for a second IDLE mode, IDLE2. By asserting IDLE2 to the '24x CPU, both the CPU clock domain and the system clock domain are stopped, allowing further power savings. A third low-power mode, HALT mode, the deepest, is possible if the oscillator and WDCLK are also shut down when in IDLE2 mode.

clock domains (continued)

Two control bits, LPM(1) and LPM(0), specify which of the three possible low-power modes is entered when the IDLE instruction is executed (see Table 7). These bits are located in the System Control and Status Register (SCSR) described in the *TMS320F243,F241,C242 DSP Controllers System and Peripherals User's Guide Volume 2* (literature number SPRU276).

Table 7. Low-Power Modes Summary

LOW-POWER MODE	LPMx BITS SCSR[13:12]	CPU CLOCK DOMAIN	SYSTEM CLOCK DOMAIN	WDCLK STATUS	PLL STATUS	OSC STATUS	EXIT CONDITION
CPU running normally	XX	On	On	On	On	On	_
IDLE1 – (LPM0)	00	Off	On	On	On	On	Peripheral Interrupt, External Interrupt, Reset
IDLE2 – (LPM1)	01	Off	Off	On	On	On	Wakeup Interrupts, External Interrupt, Reset
HALT – (LPM2) {PLL/OSC power down}	1X	Off	Off	Off	Off	Off	Reset Only

wakeup from low-power modes

reset

A reset (from any source) causes the device to exit any of the IDLE modes. If the device is halted, the reset will first start the oscillator, and there can be a delay while the oscillator powers up before clocks are generated to initiate the CPU reset sequence.

external interrupts

The external interrupts, XINTx, can cause the device to exit any of the low-power modes, except HALT. If the device is in IDLE2 mode, the synchronous logic connected to the external interrupt pins is bypassed with combinatorial logic which recognizes the interrupt on the pin, starts the clocks, and then allows the clocked logic to generate an interrupt request to the PIE controller. Note that in Table 7, external interrupts include PDPINT.




wakeup interrupts

Certain peripherals can have the capability to start the device clocks and then generate an interrupt in response to certain external events, for example, activity on a communication line.

peripheral interrupts


All peripheral interrupts, if enabled locally and globally, can cause the device to exit IDLE1 mode.



[†] The CPU can exit HALT mode (LPM2) with a RESET only.

Figure 7. Waking Up the Device From Power Down

functional block diagram of the '24x DSP CPU



NOTES: A. Symbol descriptions appear in Table 8 and Table 9.

B. For clarity, the data and program buses are shown as single buses although they include address and data bits.



'24x legend for the internal hardware functional block diagram

Table 8. Legend for the '24x Internal Hardware Functional Block Diagram

SYMBOL	NAME	DESCRIPTION				
ACC	Accumulator	32-bit register that stores the results and provides input for subsequent CALU operations. Also includes shift and rotate capabilities				
ARAU	Auxiliary Register Arithmetic Unit	An unsigned, 16-bit arithmetic unit used to calculate indirect addresses using the auxiliary registers as inputs and outputs				
AUX REGS	Auxiliary Registers 0-7	These 16-bit registers are used as pointers to anywhere within the data space address range. They a operated upon by the ARAU and are selected by the auxiliary register pointer (ARP). ARO can also be us as an index value for AR updates of more than one and as a compare value to AR.				
BR	Bus Request Signal	BR is asserted during access of the external global data memory space. READY is asserted to the device when the global data memory is available for the bus transaction. BR can be used to extend the data memory address space by up to 32K words.				
С	Carry	Register carry output from CALU. C is fed back into the CALU for extended arithmetic operation. The C bit resides in status register 1 (ST1), and can be tested in conditional instructions. C is also used in accumulator shifts and rotates.				
CALU	Central Arithmetic Logic Unit	32-bit-wide main arithmetic logic unit for the TMS320C2xx core. The CALU executes 32-bit operations in a single machine cycle. CALU operates on data coming from ISCALE or PSCALE with data from ACC, and provides status results to PCTRL.				
DARAM	Dual-Access RAM	If the on-chip RAM configuration control bit (CNF) is set to 0, the reconfigurable data dual-access RAM (DARAM) block B0 is mapped to data space; otherwise, B0 is mapped to program space. Blocks B1 and B2 are mapped to data memory space only, at addresses 0300–03FF and 0060–007F, respectively. Blocks 0 and 1 contain 256 words, while Block 2 contains 32 words.				
DP	Data Memory Page Pointer	The 9-bit DP register is concatenated with the seven least significant bits (LSBs) of an instruction word to form a direct memory address of 16 bits. DP can be modified by the LST and LDP instructions.				
GREG	Global Memory Allocation Register	GREG specifies the size of the global data memory space. This register is reserved in the 'C242 as there is no external memory interface on this device.				
IMR	Interrupt Mask Register	IMR individually masks or enables the seven interrupts.				
IFR	Interrupt Flag Register	The 7-bit IFR indicates that the TMS320C2xx has latched an interrupt from one of the seven maskable interrupts.				
INT#	Interrupt Traps	A total of 32 interrupts by way of hardware and/or software are available.				
ISCALE	Input Data-Scaling Shifter	16- to 32-bit barrel left-shifter. ISCALE shifts incoming 16-bit data 0 to 16 positions left, relative to the 32-bit output within the fetch cycle; therefore, no cycle overhead is required for input scaling operations.				
MPY	Multiplier	16×16 -bit multiplier to a 32-bit product. MPY executes multiplication in a single cycle. MPY operates either signed or unsigned 2s-complement arithmetic multiply.				
MSTACK	Micro Stack	MSTACK provides temporary storage for the address of the next instruction to be fetched when program address-generation logic is used to generate sequential addresses in data space.				
MUX	Multiplexer	Multiplexes buses to a common input				
NPAR	Next Program Address Register	NPAR holds the program address to be driven out on the PAB on the next cycle.				
OSCALE	Output Data-Scaling Shifter	16- to 32-bit barrel left-shifter. OSCALE shifts the 32-bit accumulator output 0 to 7 bits left for quantization management and outputs either the 16-bit high- or low-half of the shifted 32-bit data to the data-write data bus (DWEB).				
PAR	Program Address Register	PAR holds the address currently being driven on PAB for as many cycles as it takes to complete all memory operations scheduled for the current bus cycle.				
PC	Program Counter	PC increments the value from NPAR to provide sequential addresses for instruction-fetching and sequential data-transfer operations.				
PCTRL	Program Controller	PCTRL decodes instruction, manages the pipeline, stores status, and decodes conditional operations.				



'24x legend for the internal hardware functional block diagram (continued)

Table 8. Legend for the '24x Internal Hardware Functional Block Diagram (Continued)

SYMBOL	NAME	DESCRIPTION					
PREG	Product Register	32-bit register holds results of 16×16 multiply					
PSCALE	Product-Scaling Shifter	0-, 1-, or 4-bit left shift, or 6-bit right shift of multiplier product. The left-shift options are used to manage the additional sign bits resulting from the 2s-complement multiply. The right-shift option is used to scale down the number to manage overflow of product accumulation in the CALU. PSCALE resides in the path from the 32-bit product shifter and from either the CALU or the data-write data bus (DWEB), and requires no cycle overhead.					
STACK	Stack	STACK is a block of memory used for storing return addresses for subroutines and interrupt-service routines, or for storing data. The 'C24x stack is 16-bit wide and eight-level deep.					
TREG	Temporary Register	16-bit register holds one of the operands for the multiply operations. TREG holds the dynamic shift count for the LACT, ADDT, and SUBT instructions. TREG holds the dynamic bit position for the BITT instruction.					

'C242 DSP core CPU

The TMS320x24x devices use an advanced Harvard-type architecture that maximizes processing power by maintaining two separate memory bus structures — program and data — for full-speed execution. This multiple bus structure allows data and instructions to be read simultaneously. Instructions support data transfers between program memory and data memory. This architecture permits coefficients that are stored in program memory to be read in RAM, thereby eliminating the need for a separate coefficient ROM. This, coupled with a four-deep pipeline, allows the 'C242 to execute most instructions in a single cycle.

Please refer to the TMS320F243/F241 datasheet (SPRS064), specifically the 'F243/241 DSP core CPU section; the TMS320C24x CPU System and Instruction Set, Volume 1 (SPRU160); and the TMS320F243,F241,C242 DSP Controllers System and Peripherals User's Guide Volume 2 (literature number SPRU276) for more information regarding the CPU, input scaling shifter, multiplier, central arithmetic logic unit, accumulator, auxiliary registers, and the auxiliary-register arithmetic unit.

status and control registers

Two status registers, ST0 and ST1, contain the status of various conditions and modes. These registers can be stored into data memory and loaded from data memory, thus allowing the status of the machine to be saved and restored for subroutines.

The load status register (LST) instruction is used to write to ST0 and ST1. The store status register (SST) instruction is used to read from ST0 and ST1 — except for the INTM bit, which is not affected by the LST instruction. The individual bits of these registers can be set or cleared when using the SETC and CLRC instructions. Figure 8 shows the organization of status registers ST0 and ST1, indicating all status bits contained in each. Several bits in the status registers are reserved and are read as logic 1s. Table 9 lists status register field definitions.

	15		13	12	11	10	9	8								0
ST0		ARP		ov	OVM	1	INTM					DP				
	15		13	12	11	10	9	8	7	6	5	4	3	2	1	0
ST1		ARB		CNF	TC	SXM	С	1	1	1	1	XF	1	1	F	PM

Figure 8. Status and Control Register Organization



status and control registers (continued)

Table 9. Status Register Field Definitions

FIELD	FUNCTION
ARB	Auxiliary register pointer buffer. When the ARP is loaded into ST0, the old ARP value is copied to the ARB except during an LST instruction. When the ARB is loaded by way of an LST #1 instruction, the same value is also copied to the ARP.
ARP	Auxiliary register (AR) pointer. ARP selects the AR to be used in indirect addressing. When the ARP is loaded, the old ARP value is copied to the ARB register. ARP can be modified by memory-reference instructions when using indirect addressing, and by the LARP, MAR, and LST instructions. The ARP is also loaded with the same value as ARB when an LST #1 instruction is executed.
С	Carry bit. C is set to 1 if the result of an addition generates a carry, or reset to 0 if the result of a subtraction generates a borrow. Otherwise, C is reset after an addition or set after a subtraction, except if the instruction is ADD or SUB with a 16-bit shift. In these cases, the ADD can only set and the SUB only reset the carry bit, but cannot affect it otherwise. The single-bit shift and rotate instructions also affect C, as well as the SETC, CLRC, and LST #1 instructions. Branch instructions have been provided to branch on the status of C. C is set to 1 on a reset.
CNF	On-chip RAM configuration control bit. If CNF is set to 0, the reconfigurable data dual-access RAM blocks are mapped to data space; otherwise, they are mapped to program space. The CNF can be modified by the SETC CNF, CLRC CNF, and LST #1 instructions. RS sets the CNF to 0.
DP	Data memory page pointer. The 9-bit DP register is concatenated with the seven LSBs of an instruction word to form a direct memory address of 16 bits. DP can be modified by the LST and LDP instructions.
INTM	Interrupt mode bit. When INTM is set to 0, all unmasked interrupts are enabled. When set to 1, all maskable interrupts are disabled. INTM is set and reset by the SETC INTM and CLRC INTM instructions. RS also sets INTM. INTM has no effect on the unmaskable RS and NMI interrupts. Note that INTM is unaffected by the LST instruction. This bit is set to 1 by reset. It is also set to 1 when a maskable interrupt trap is taken.
OV	Overflow flag bit. As a latched overflow signal, OV is set to 1 when overflow occurs in the arithmetic logic unit (ALU). Once an overflow occurs, the OV remains set until a reset, BCND/D on OV/NOV, or LST instructions clear OV.
OVM	Overflow mode bit. When OVM is set to 0, overflowed results overflow normally in the accumulator. When set to 1, the accumulator is set to either its most positive or negative value upon encountering an overflow. The SETC and CLRC instructions set and reset this bit, respectively. LST can also be used to modify the OVM.
РМ	Product shift mode. If these two bits are 00, the multiplier's 32-bit product is loaded into the ALU with no shift. If PM = 01, the PREG output is left-shifted one place and loaded into the ALU, with the LSB zero-filled. If PM = 10, PREG output is left-shifted by four bits and loaded into the ALU, with the LSBs zero-filled. PM = 11 produces a right shift of six bits, sign-extended. Note that the PREG contents remain unchanged. The shift takes place when transferring the contents of the PREG to the ALU. PM is loaded by the SPM and LST #1 instructions. PM is cleared by RS.
SXM	Sign-extension mode bit. SXM = 1 produces sign extension on data as it is passed into the accumulator through the scaling shifter. SXM = 0 suppresses sign extension. SXM does not affect the definitions of certain instructions; for example, the ADDS instruction suppresses sign extension regardless of SXM. SXM is set by the SETC SXM and reset by the CLRC SXM instructions, and can be loaded by the LST #1 instruction. SXM is set to 1 by reset.
TC	Test/control flag bit. TC is affected by the BIT, BITT, CMPR, LST #1, and NORM instructions. TC is set to a 1 if a bit tested by BIT or BITT is a 1, if a compare condition tested by CMPR exists between AR (ARP) and AR0, if the exclusive-OR function of the two most significant bits (MSBs) of the accumulator is true when tested by a NORM instruction. The conditional branch, call, and return instructions can execute based on the condition of TC.
XF	XF pin status bit. XF indicates the state of the XF pin, a general-purpose output pin. XF is set by the SETC XF and reset by the CLRC XF instructions. XF is set to 1 by reset.

internal memory

The TMS320C242 device is configured with the following memory modules:

- Dual-access random-access memory (DARAM)
- Mask ROM



dual-access RAM (DARAM)

There are 544 words × 16 bits of DARAM on the 'C242 device. The 'C242 DARAM allows writes to and reads from the RAM in the same cycle. The DARAM is configured in three blocks: block 0 (B0), block 1 (B1), and block 2 (B2). Block 1 contains 256 words and Block 2 contains 32 words, and both blocks are located only in data memory space. Block 0 contains 256 words, and can be configured to reside in either data or program memory space. The SETC CNF (configure B0 as data memory) and CLRC CNF (configure B0 as program memory) instructions allow dynamic configuration of the memory maps through software.

When using on-chip RAM, or high-speed external memory, the 'C242 runs at full speed with no wait states. The ability of the DARAM to allow two accesses to be performed in one cycle, coupled with the parallel nature of the 'C242 architecture, enables the device to perform three concurrent memory accesses in any given machine cycle. Externally, the READY line can be used to interface the 'C242 to slower, less expensive external memory. Downloading programs from slow off-chip memory to on-chip RAM can speed processing while cutting system costs.

ROM

The 'C242 device contains 4K words of mask-programmable ROM located in program memory space. Customers can arrange to have this ROM programmed with contents unique to any particular application.

peripherals

The integrated peripherals of the TMS320x24x are described in the following subsections:

- Event-manager (EV2) module
- Analog-to-digital converter (ADC) module
- Serial communications interface (SCI) module
- Watchdog (WD) timer module

event-manager (EV2) module

The event-manager module includes general-purpose (GP) timers, full compare/PWM units, capture units, and quadrature-encoder pulse (QEP) circuits. Figure 9 shows the functions of the event manager.

event-manager (EV2) module (continued)




Figure 9. Event-Manager Block Diagram

general-purpose (GP) timers

There are two GP timers on the TMS320x24x. The GP timer x (for x = 1 or 2) includes:

- A 16-bit timer, up-/down-counter, TxCNT, for reads or writes
- A 16-bit timer-compare register, TxCMPR (double-buffered with shadow register), for reads or writes
- A 16-bit timer-period register, TxPR (double-buffered with shadow register), for reads or writes
- A 16-bit timer-control register, TxCON, for reads or writes
- Selectable internal or external input clocks
- A programmable prescaler for internal or external clock inputs
- Control and interrupt logic, for four maskable interrupts: underflow, overflow, timer compare, and period interrupts
- A selectable direction input pin (TDIR) (to count up or down when directional up-/down-count mode is selected)

The GP timers can be operated independently or synchronized with each other. The compare register associated with each GP timer can be used for compare function and PWM-waveform generation. There are three continuous modes of operations for each GP timer in up- or up/down-counting operations. Internal or external input clocks with programmable prescaler is used for each GP timer. GP timers also provide the time base for the other event-manager submodules: GP timer 1 for all the compares and PWM circuits, GP timer 2/1 for the capture units and the quadrature-pulse counting operations.

Double-buffering of the period and compare registers allows programmable change of the timer (PWM) period and the compare/PWM pulse width as needed.

full-compare units

There are three full-compare units on TMS320x24x. These compare units use GP timer1 as the time base and generate six outputs for compare and PWM-waveform generation using programmable deadband circuit. The state of each of the six outputs is configured independently. The compare registers of the compare units are double-buffered, allowing programmable change of the compare/PWM pulse widths as needed.

programmable deadband generator

The deadband generator circuit includes three 8-bit counters and an 8-bit compare register. Desired deadband values (from 0 to $24\,\mu s$) can be programmed into the compare register for the outputs of the three compare units. The deadband generation can be enabled/disabled for each compare unit output individually. The deadband-generator circuit produces two outputs (with or without deadband zone) for each compare unit output signal. The output states of the deadband generator are configurable and changeable as needed by way of the double-buffered ACTR register.

PWM waveform generation

Up to 8 PWM waveforms (outputs) can be generated simultaneously by TMS320x24x: three independent pairs (six outputs) by the three full-compare units with *programmable deadbands*, and two independent PWMs by the GP-timer compares.



PWM characteristics

Characteristics of the PWMs are as follows:

- 16-bit registers
- Programmable deadband for the PWM output pairs, from 0 to 24 μs
- Minimum deadband width of 50 ns
- Change of the PWM carrier frequency for PWM frequency wobbling as needed
- Change of the PWM pulse widths within and after each PWM period as needed
- External-maskable power and drive-protection interrupts
- Pulse-pattern-generator circuit, for programmable generation of asymmetric, symmetric, and four-space vector PWM waveforms
- Minimized CPU overhead using auto-reload of the compare and period registers

capture unit

The capture unit provides a logging function for different events or transitions. The values of the GP timer 2 counter are captured and stored in the two-level FIFO stacks when selected transitions are detected on capture input pins, CAPx for x = 1, 2, or 3. The capture unit of the TMS320x24x consists of three capture circuits.

- Capture units include the following features:
 - One 16-bit capture control register, CAPCON (R/W)
 - One 16-bit capture FIFO status register, CAPFIFO
 - Selection of GP Timer 2 as the time base
 - Three 16-bit 2-level-deep FIFO stacks, one for each capture unit
 - Three Schmitt-triggered capture input pins CAP1, CAP2, and CAP3, one input pin per each capture unit. [All inputs are synchronized with the device (CPU) clock. In order for a transition to be captured, the input must hold at its current level to meet two rising edges of the device clock. The input pins CAP1 and CAP2 can also be used as QEP inputs to the QEP circuit.]
 - User-specified transition (rising edge, falling edge, or both edges) detection
 - Three maskable interrupt flags, one for each capture unit

quadrature-encoder pulse (QEP) circuit

Two capture inputs (CAP1 and CAP2) can be used to interface the on-chip QEP circuit with a quadrature encoder pulse. Full synchronization of these inputs is performed on-chip. Direction or leading-quadrature pulse sequence is detected, and GP timer 2 is incremented or decremented by the rising and falling edges of the two input signals (four times the frequency of either input pulse).

analog-to-digital converter (ADC) module

A simplified functional block diagram of the ADC module is shown in Figure 10. The ADC module consists of a 10-bit ADC with a built-in sample-and-hold (S/H) circuit. A total of 8 analog input channels is available on the 'C242. Eight analog inputs are provided by way of an 8-to-1 analog multiplexer. Maximum total conversion time for each ADC unit is 1 μ s. Reference voltage for the ADC module is 0–5 V and is supplied externally.

Functions of the ADC module include:

- The ADC unit can perform single or continuous S/H and conversion operations. When in continuous conversion mode, the ADC generates two results every 1700 ns (with a 20-MHz clock and a prescale factor of 1). These two results can be two separate analog inputs.
- Two 2-level-deep FIFO result registers
- Conversion can be started by software, an external signal transition on a device pin (ADCSOC), or by certain event manager events.
- The ADC control register is double-buffered (with a shadow register) and can be written to at any time. A
 new conversion can start either immediately or when the previous conversion process is completed.
- In single-conversion mode, at the end of each conversion, an interrupt flag is set and the peripheral interrupt request (PIRQ) is generated if it is unmasked/enabled.
- The result of previous conversions stored in data registers will be lost when a third result is stored in the 2-level-deep data FIFO.

A/D overview

The "pseudo" dual ADC is based around a 10-bit string/capacitor converter with the switched capacitor string providing an inherent S/H function. (Note: There is only one converter with only one inherent S/H circuit.) This peripheral behaves as though there are two analog converters, ADC #1 and ADC #2, but in fact, it uses only one converter. This feature makes the A/D software compatible with the C240's A/D and also allows two values (e.g., voltage and current) to be converted almost simultaneoulsy with one conversion request. V_{CCA} and V_{SSA} pins must be connected to 5 V and analog ground, respectively. Standard isolation techniques must be used while applying power to the ADC module.

The ADC module, shown in Figure 10, has the following features:

Up to 8 analog inputs, ADCIN00-ADCIN07. The results from converting the inputs ADCIN00-ADCIN07 are
placed in one of the ADCFIFO results registers (see Table 10). The digital value of the input analog voltage
is derived by:

$$\mbox{Digital Value} \ = \ 1023 \times \frac{\mbox{Input Analog Voltage} - \mbox{V}_{\mbox{\scriptsize REFLO}}}{\mbox{\scriptsize V}_{\mbox{\scriptsize REFHI}} - \mbox{\scriptsize V}_{\mbox{\scriptsize REFLO}}}$$

- Almost simultaneous measurement of two analog inputs, 1700 ns apart
- Single conversion and continuous conversion modes
- Conversion can be started by software, an internal event, and/or an external event.
- V_{REFHI} and V_{REFLO} (high- and low-voltage) reference inputs
- Two-level-deep digital result registers that contain the digital vaules of completed conversions
- Two programmable ADC module control registers (see Table 10)
- Programmable clock prescaler
- Interrupt or polled operation



A/D overview (continued)




Figure 10. 'C242 Pseudo Dual Analog-to-Digital Converter (ADC) Module

Table 10. Addresses of ADC Registers

ADDRESS OFFSET	NAME	DESCRIPTION
7032h	ADCTRL1	ADC Control Register 1
7034h	ADCTRL2	ADC Control Register 2
7036h	ADCFIFO1	ADC 2-Level-Deep Data Register FIFO for Pseudo ADC #1
7038h	ADCFIFO2	ADC 2-Level-Deep Data Register FIFO for Pseudo ADC #2

shadowed bits

Many of the control register bits are described as "shadowed". This means that changing the value of one of these bits does not take effect until the current conversion is complete.

serial communications interface (SCI) module

The 'C242 device includes a serial communications interface (SCI) module. The SCI module supports digital communications between the CPU and other asynchronous peripherals that use the standard non-return-to-zero (NRZ) format. The SCI receiver and transmitter are double-buffered, and each has its own separate enable and interrupt bits. Both can be operated independently or simultaneously in the full-duplex mode. To ensure data integrity, the SCI checks received data for break detection, parity, overrun, and framing errors. The bit rate is programmable to over 65000 different speeds through a 16-bit baud-select register. Features of the SCI module include:

- Two external pins
 - SCITXD: SCI transmit-output pin
 - SCIRXD: SCI receive-input pin

NOTE: Both pins can be used as GPIO if not used for SCI.

- Baud rate programmable to 64K different rates
 - Up to 1250 Kbps at 20-MHz CPUCLK
- Data word format
 - One start bit
 - Data word length programmable from one to eight bits
 - Optional even/odd/no parity bit
 - One or two stop bits
- Four error-detection flags: parity, overrun, framing, and break detection
- Two wake-up multiprocessor modes: idle-line and address bit
- Half- or full-duplex operation
- Double-buffered receive and transmit functions
- Transmitter and receiver operations can be accomplished through interrupt-driven or polled algorithms with status flags.
 - Transmitter: TXRDY flag (transmitter-buffer register is ready to receive another character) and TX EMPTY flag (transmitter-shift register is empty)
 - Receiver: RXRDY flag (receiver-buffer register is ready to receive another character), BRKDT flag (break condition occurred), and RX ERROR (monitoring four interrupt conditions)
- Separate enable bits for transmitter and receiver interrupts (except BRKDT)
- NRZ (non-return-to-zero) format
- Ten SCI module control registers located in the control register frame beginning at address 7050h

NOTE: All registers in this module are 8-bit registers that are connected to the 16-bit peripheral bus. When a register is accessed, the register data is in the lower byte (7-0), and the upper byte (15-8) is read as zeros. Writing to the upper byte has no effect.

Figure 11 shows the SCI module block diagram.



serial communications interface (SCI) module (continued)




Figure 11. Serial Communications Interface (SCI) Module Block Diagram

watchdog (WD) timer module

The 'C242 device includes a watchdog (WD) timer module. The WD function of this module monitors software and hardware operation by generating a system reset if it is not periodically serviced by software by having the correct key written. The WD timer operates independently of the CPU and is always enabled. It does not need any CPU initialization to function. When a system reset occurs, the WD timer defaults to the fastest WD timer rate available (6.55 ms for a 39 062.5-Hz WDCLK signal). As soon as reset is released internally, the CPU starts executing code, and the WD timer begins incrementing. This means that, to avoid a premature reset, WD setup should occur early in the power-up sequence. See Figure 12 for a block diagram of the WD module. The WD module features include the following:


- WD Timer
 - Seven different WD overflow rates ranging from 6.55 ms to 1 s
 - A WD-reset key (WDKEY) register that clears the WD counter when a correct value is written, and generates a system reset if an incorrect value is written to the register
 - WD check bits that initiate a system reset if an incorrect value is written to the WD control register (WDCR)
- Automatic activation of the WD timer, once system reset is released
 - Three WD control registers located in control register frame beginning at address 7020h.

NOTE: All registers in this module are 8-bit registers. When a register is accessed, the register data is in the lower byte, the upper byte is read as zeros. Writing to the upper byte has no effect.

Figure 12 shows the WD block diagram. Table 11 shows the different WD overflow (timeout) selections.



watchdog (WD) timer module (continued)



[†] Writing to bits WDCR.5-3 with anything but the correct pattern (101) generates a system reset.

Figure 12. Block Diagram of the WD Module

watchdog (WD) timer module (continued)

Table 11. WD Overflow (Timeout) Selections

WD	PRESCALE SELECT E	BITS		39.0625-kHz WDCLK†			
WDPS2	WDPS1	WDPS0	DPS0 WDCLK DIVIDER FREQUENC		MINIMUM OVERFLOW (ms)		
0	0	X‡	1	152.59	6.55		
0	1	0	2	76.29	13.11		
0	1	1	4	38.15	26.21		
1	0	0	8	19.07	52.43		
1	0	1	16	9.54	104.86		
1	1	0	32	4.77	209.72		
1	1	1	64	2.38	419.43		

[†] Generated by 5-MHz clock

scan-based emulation

TMS320x2xx devices incorporate scan-based emulation logic for code-development hardware-development support. Scan-based emulation allows the emulator to control the processor in the system without the use of intrusive cables to the full pinout of the device. The scan-based emulator communicates with the 'x2xx by way of the IEEE 1149.1-compatible (JTAG) interface. The 'C242 DSP, like the TMS320F206, TMS320C203, TMS320LC203, and TMS320F243/241, does not include boundary scan. The scan chain of these devices is useful for emulation function only.

development support

Texas Instruments offers an extensive line of development tools for the 'x24x generation of DSPs, including tools to evaluate the performance of the processors, generate code, develop algorithm implementations, and fully integrate and debug software and hardware modules.

The following products support development of 'x24x-based applications:

Software Development Tools:

Assembler/linker Simulator Optimizing ANSI C compiler Application algorithms C/Assembly debugger and code profiler

Hardware Development Tools:

Emulator XDS510 (supports 'x24x multiprocessor system debug)

The TMS320 DSP Development Support Reference Guide (literature number SPRU011) contains information about development support products for all TMS320 family member devices, including documentation. Refer to this document for further information about TMS320 documentation or any other TMS320 support products from Texas Instruments. There is also an additional document, the TMS320 Third-Party Support Reference Guide (literature number SPRU052), which contains information about TMS320-related products from other companies in the industry. To receive copies of TMS320 literature, contact the Literature Response Center at 800/477-8924.

See Table 12 and Table 13 for complete listings of development support tools for the 'x24x. For information on pricing and availability, contact the nearest TI field sales office or authorized distributor.



[‡]X = Don't care

development support (continued)

Table 12. Development Support Tools

DEVELOPMENT TOOL	PLATFORM	PART NUMBER
	Software	
Compiler/Assembler/Linker	SPARC™	TMDS3242555-08
Compiler/Assembler/Linker	PC-DOS™	TMDS3242855-02
Assembler/Linker	PC-DOS, OS/2™	TMDS3242850-02
'C2xx Simulator	PC-DOS, WIN™	TMDX324x851-02
'C2xx Simulator	SPARC	TMDX324x551-09
'C2xx Debugger/Emulation Software	PC-DOS, OS/2, WIN	TMDX324012xx
'C2xx Debugger/Emulation Software	SPARC	TMDX324062xx
	Hardware	
XDS510XL™ Emulator	PC-DOS, OS/2	TMDS00510
XDS510WS™ Emulator	SPARC	TMDS00510WS

Table 13. TMS320x24x-Specific Development Tools

DEVELOPMENT TOOL	PLATFORM	PART NUMBER			
	Hardware				
TMS320F240 EVM	PC	TMDX326P124x			
TMS320F243 EVM	PC	TMDS3P604030			

The 'F240 and 'F243 Evaluation Modules (EVM) provide designers of motor and motion control applications with a complete and cost-effective way to take their designs from concept to production. These tools offer both a hardware and software development environment and include:

- Flash-based '24x evaluation board
- Code Generation Tools
- Assembler/Linker
- C Compiler ('F243 EVM)
- Source code debugger
- 'C24x Debugger ('F240 EVM)
- Code Composer IDE ('F243 EVM)
- XDS510PP JTAG-based emulator
- Sample applications code
- Universal 5VDC power supply
- Documentation and cables

SPARC is a trademark of SPARC International, Inc. PC-DOS and OS/2 are trademarks of International Business Machines Corp. WIN is a trademark of Microsoft Corp. XDS510XL and XDS510WS are trademarks of Texas Instruments Incorporated.



device and development support tool nomenclature

To designate the stages in the product development cycle, Texas Instruments assigns prefixes to the part numbers of all TMS320 devices and support tools. Each TMS320 member has one of three prefixes: TMX, TMP, or TMS. Texas Instruments recommends two of three possible prefix designators for its support tools: TMDX and TMDS. These prefixes represent evolutionary stages of product development from engineering prototypes (TMX/TMDX) through fully qualified production devices/tools (TMS/TMDS). This development flow is defined below.

Device development evolutionary flow:

TMX Experimental device that is not necessarily representative of the final device's electrical

specifications

TMP Final silicon die that conforms to the device's electrical specifications but has not completed

quality and reliability verification

TMS Fully-qualified production device

Support tool development evolutionary flow:

TMDX Development support product that has not completed TI's internal qualification testing

TMDS Fully qualified development support product

TMX and TMP devices and TMDX development support tools are shipped against the following disclaimer:

"Developmental product is intended for internal evaluation purposes."

TMS devices and TMDS development support tools have been fully characterized, and the quality and reliability of the device have been fully demonstrated. Tl's standard warranty applies.

Predictions show that prototype devices (TMX or TMP) have a greater failure rate than the standard production devices. Texas Instruments recommends that these devices not be used in any production system because their expected end-use failure rate still is undefined. Only qualified production devices are to be used.

TI device nomenclature also includes a suffix with the device family name. This suffix indicates the package type (for example, PN, PQ, and PZ) and temperature range (for example, L). Figure 13 provides a legend for reading the complete device name for any TMS320x2xx family member.

device and development support tool nomenclature (continued)




Figure 13. TMS320 Device Nomenclature

documentation support

QFP = Quad Flatpack

Extensive documentation supports all of the TMS320 family generations of devices from product announcement through applications development. The types of documentation available include: data sheets, such as this document, with design specifications; complete user's guides for all devices and development support tools; and hardware and software applications.

A series of DSP textbooks is published by Prentice-Hall and John Wiley & Sons to support digital signal processing research and education. The TMS320 newsletter, *Details on Signal Processing*, is published quarterly and distributed to update TMS320 customers on product information.

Updated information on the TMS320 DSP controllers can be found on the worldwide web at: http://www.ti.com/dsps.

To send comments regarding the 'C242 datasheet (SPRS063), use the *comments@books.sc.ti.com* email address, which is a repository for feedback. For questions and support, contact the Product Information Center listed at the http://www.ti.com/sc/docs/pic/home.htm site.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

recommended operating conditions§

			MIN	NOM	MAX	UNIT
V_{DD}	Supply voltage		4.5	5	5.5	V
VSS	VSS Supply ground			0		V
V	V _{IH} High-level input voltage	XTAL1/CLKIN	3		V _{DD} + 0.3	
VIH		All other inputs	2		V _{DD} + 0.3	V
V	Viv. Low level input veltage	XTAL1/CLKIN	-0.3		0.7	V
VIL	Low-level input voltage	All other inputs	-0.3		0.7	V
ЮН	High-level output current, V _{OH} = 2.4 V	All outputs			-8	mA
lOL	Low-level output current, V _{OL} = 0.7 V	All outputs			8	mA
т.	Operating free cir temperature	A version	-40	<u>.</u>	85	°C
TA	Operating nee-all temperature	Operating free-air temperature S version			125	C

[§] Thermal resistance values, ΘJA (junction-to-ambient) and ΘJC (junction-to-case) for the 'C242 can be found on the mechanical package pages.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
VOH High-level output voltage		5-V operation, IOH = MAX = 8 mA	2.4			V	
VOL	Low-level output voltage		5-V operation, IOL = MAX = 8 mA			0.7	V
=		TRST pins with internal pulldown			350		
		EMU0, EMU1, TMS, TCK, and TDI with internal pullup (NMI, XF, BIO)¶	-350		65	μΑ	
			All other input-only pins	-5		5	
Output current, high-impedance state (off-state)		$V_O = V_{DD}$ or 0 V	-5	1	5	μΑ	
	Supply current, operating mode		5-V operation, t _{C(CO)} = 50 ns			100	mA
	Supply current, Idle 1 low-power mode	LPM0	5-V operation, t _{C(CO)} = 50 ns			40	A
$I_{DD}^{\#}$			5-V operation, t _{C(CO)} = 50 ns			35	mA
	Supply current, PLL/OSC power-down mode	LPM2	5-V operation, at room temperature			75	μΑ
C _i Input capacitance					15	pF	
Со	Output capacitance					15	pF

These three pins are pulled high only on the 'C242, not on emulation devices such as 'F243/'F241.

[#] In operating mode, the CPU is running a dummy code in B0 program memory. In all IDLE modes, the CPU is idle in B0 program memory.



[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

[‡] All voltage values are with respect to VSS.

PARAMETER MEASUREMENT INFORMATION




Figure 14. Test Load Circuit

signal transition levels

The data in this section is shown for the 5-V version. Note that some of the signals use different reference voltages, see the recommended operating conditions table. TTL-output levels are driven to a minimum logic-high level of 2.4 V and to a maximum logic-low level of 0.7 V.

Figure 15 shows the TTL-level outputs.




Figure 15. TTL-Level Outputs

TTL-output transition times are specified as follows:

- For a high-to-low transition, the level at which the output is said to be no longer high is below 80% of the
 total voltage range and lower and the level at which the output is said to be low is 20% of the total voltage
 range and lower.
- For a *low-to-high transition*, the level at which the output is said to be no longer low is 20% of the total voltage range and higher and the level at which the output is said to be high is 80% of the total voltage range and higher.

Figure 16 shows the TTL-level inputs.




Figure 16. TTL-Level Inputs

TTL-compatible input transition times are specified as follows:

- For a high-to-low transition on an input signal, the level at which the input is said to be no longer high is 90% of the total voltage range and lower and the level at which the input is said to be low is 10% of the total voltage range and lower.
- For a *low-to-high transition* on an input signal, the level at which the input is said to be no longer low is 10% of the total voltage range and higher and the level at which the input is said to be high is 90% of the total voltage range and higher.



PARAMETER MEASUREMENT INFORMATION

timing parameter symbology

Timing parameter symbols used are created in accordance with JEDEC Standard 100-A. To shorten the symbols, some of the pin names and other related terminology have been abbreviated as follows:

Α	A[15:0]	MS	Memory strobe pins \overline{IS} , \overline{DS} , or \overline{PS}
CI	XTAL1/CLKIN	R	READY
CO	CLKOUT	RD	Read cycle or RD
D	D[15:0]	RS	RESET pin RS
INT	NMI, XINT1, XINT2	W	Write cycle or WE

Lowercase subscripts and their meanings:

а	access time
С	cycle time (period)
d	delay time
f	fall time
h	hold time
r	rise time
su	setup time
t	transition time
V	valid time
W	pulse duration (width)

Letters and symbols and their meanings:

Н	High
L	Low
V	Valid
.,	Halman alex

X Unknown, changing, or don't care level

Z High impedance

general notes on timing parameters

All output signals from the 'C242 (including CLKOUT) are derived from an internal clock such that all output transitions for a given half-cycle occur with a minimum of skewing relative to each other.

The signal combinations shown in the following timing diagrams may not necessarily represent actual cycles. For actual cycle examples, refer to the appropriate cycle description section of this data sheet.



CLOCK CHARACTERISTICS AND TIMINGS

clock options

PARAMETER
PLL multiply-by-4


The 'C242 device includes an on-chip PLL which is hardwired for multiply-by-4 operation. This requires the use of a 5-MHz clock input frequency for 20-MHz device operation. This input clock can be provided from either an external reference crystal or oscillator.

external reference crystal clock option

The internal oscillator is enabled by connecting a crystal across XTAL1/CLKIN and XTAL2 pins as shown in Figure 17a. The crystal should be in fundamental operation and parallel resonant, with an effective series resistance of 30 Ω (typical)[†] and a power dissipation of 1 mW; it should be specified at a load capacitance of 20 pF.

external reference oscillator clock option

The internal oscillator is disabled by connecting a TTL-level clock signal to XTAL1/CLKIN and leaving the XTAL2 input pin unconnected as shown in Figure 17b.



NOTES: A. For the values of C1 and C2, see the crystal manufacturer's specification.

B. TI recommends that customers have the resonator/crystal vendor characterize the operation of their device with the DSP chip. The resonator/crystal vendor has the equipment and expertise to tune the tank circuit. The vendor can also advise customers regarding the proper component values which ensure startup and stability over the entire operating range.

Figure 17. Recommended Crystal/Clock Connection

 \dagger If the input frequency is 5 MHz, the series resistances of the crystal can be between 30 to 150 Ω .

external reference crystal/clock with PLL circuit enabled

timings with the PLL circuit enabled

PARAMETER			MIN	TYP	MAX	UNIT
,	land de la forma e	Oscillator/Resonator	1		5	MHz
f _X Input clock frequency	CLKIN	1		5	MHz	
C1, C2 Load capacitance			10		pF	

switching characteristics over recommended operating conditions [H = $0.5 t_{c(CO)}$] (see Figure 18)

				• •		
	PARAMETER	CLOCK MODE	MIN	TYP	MAX	UNIT
t _C (CO)	Cycle time, CLKOUT		50			ns
t _f (CO)	Fall time, CLKOUT			4		ns
t _{r(CO)}	Rise time, CLKOUT			4		ns
tw(COL)	Pulse duration, CLKOUT low		H-3	Н	H+3	ns
tw(COH)	Pulse duration, CLKOUT high		H –3	Н	H+3	ns
tp	Transition time, PLL synchronized after PLL enabled	before PLL lock, CLKIN multiply by 4			2500t _{C(CI)}	ns

timing requirements (see Figure 18)

		EXTERNAL REFERENCE CRYSTAL	MIN	MAX	UNIT
t _C (CI)	Cycle time [†] , XTAL1/CLKIN	5 MHz	200		ns
t _f (CI)	Fall time, XTAL1/CLKIN			5	ns
t _{r(CI)}	Rise time, XTAL1/CLKIN			5	ns
tw(CIL)	Pulse duration, XTAL1/CLKIN low as a percentage of t _{C(CI)}		40	60	%
tw(CIH)	Pulse duration, XTAL1/CLKIN high as a percentage of $t_{C(Cl)}$		40	60	%

[†] This device utilizes a fully static design and, therefore, can operate with input clock cycle time [t_{C(CI)}] approaching infinity. The device is characterized at frequencies approaching 0 Hz, but is tested at f_{Clk} = 6.7 MHz to meet device test time requirements.

NOTE: Timings assume CLKOUT is set to output CPUCLK. CLKOUT is initialized to CPUCLK by power-on reset. Timings assume CLKOUT is set to output CPUCLK. CLKOUT is initialized to CPUCLK by power-on reset.





Figure 18. CLKIN-to-CLKOUT Timing for PLL Oscillator Mode, Multiply-by-4 Option with 5-MHz Clock

low-power mode timings

switching characteristics over recommended operating conditions $[H = 0.5t_{C(CO)}]^{\dagger}$ (see Figure 19, Figure 20, and Figure 21)


	PARAMETER		LOW-POWER MODES		MAX	UNIT
td(WAKE-A)	Delay time, CLKOUT switching to program execution resume	IDLE1	LPM0	4 + 6 t _C (CO)	$15 \times t_{C(CO)}$	ns
td(IDLE-COH)	Delay time, Idle instruction executed to CLKOUT high	IDLE2	LPM1	^{4t} c(CO)		ns
td(WAKE-OSC)	Delay time, wakeup interrupt asserted to oscillator running	HALT LPM2		OSC start-up and PLL lock time		ms
td(IDLE-OSC)	Delay time, Idle instruction executed to oscillator power off	{PLL/OSC power down}		^{4t} c(CO)		μs
t _d (EX)	Delay time, reset vector executed after RS high	36H		-	ns	

[†] Timings assume CLKOUT is set to output CPUCLK. CLKOUT is initialized to CPUCLK by power-on reset.



‡WAKE INT can be any valid interrupt or RESET

Figure 19. IDLE1 Entry and Exit Timing - LPM0



‡WAKE INT can be any valid interrupt or RESET

Figure 20. IDLE2 Entry and Exit Timing - LPM1




Figure 21. HALT Mode - LPM2



RS timings

switching characteristics over recommended operating conditions for a reset [H = $0.5t_{c(CO)}$] (see Figure 22)

	PARAMETER	MIN	MAX	UNIT
tw(RSL1)	Pulse duration, RS low [†]	8t _C (CO)		ns
t _d (EX)	Delay time, reset vector executed after RS high	36H		ns

[†] The parameter $t_{W(RSL1)}$ refers to the time \overline{RS} is an output.





Figure 22. Watchdog Reset Pulse

timing requirements for a reset $[H = 0.5t_{C(CO)}]$ (see Figure 23)

		MIN	MAX	UNIT
tw(RSL)	Pulse duration, RS low [‡]	5		ns
td(EX)	Delay time, reset vector executed after RS high	36H		ns

[‡]The parameter $t_{W(RSL)}$ refers to the time \overline{RS} is an input.



XTAL1/
CLKIN

RS

tw(RSL) + x§

td(EX)

A0-A15

Case B. External reset after power-on

Figure 23. Reset Timing



[§] The value of x depends on the reset condition as follows: **PLL enabled:** Assuming CLKIN is stable, x=PLL lock-up time. If the internal oscillator is used, x=oscillator lock-up time + PLL lock-up time. In case of resets after power on reset, x=0 (i.e., t_{W(RSL)}=8H ns only).

XF, BIO, and MP/MC timings

switching characteristics over recommended operating conditions (see Figure 24)

	PARAMETER	MIN	MAX	UNIT
t _{d(XF)}	Delay time, CLKOUT high to XF high/low	-3	7	ns

timing requirements (see Figure 24)

		MIN	MAX	UNIT
t _{su(BIO)CO}	Setup time, BIO or MP/MC low before CLKOUT low	0		ns
th(BIO)CO	Hold time, BIO or MP/MC low after CLKOUT low	19		ns




Figure 24. XF and BIO Timing

TIMING EVENT MANAGER INTERFACE

PWM timings

PWM refers to PWM outputs on PWM1, PWM2, PWM3, PWM4, PWM5, PWM6, T1PWM, and T2PWM.

switching characteristics over recommended operating conditions for PWM timing $[H=0.5t_{c(CO)}]$ (see Figure 25)

	PARAMETER	MIN	MAX	UNIT
t _{w(PWM)} †	Pulse duration, PWM output high/low	2H+5		ns
td(PWM)CO	Delay time, CLKOUT low to PWM output switching		15	ns

 $[\]dagger$ PWM outputs may be 100%, 0%, or increments of $t_{C(CO)}$ with respect to the PWM period.

timing requirements \ddagger [H = 0.5t_{c(CO)}] (see Figure 26)

		MIN	MAX	UNIT
tw(TMRDIR)	Pulse duration, TMRDIR low/high	4H+5		ns
tw(TMRCLK)	Pulse duration, TMRCLK low as a percentage of TMRCLK cycle time	40	60	%
twh(TMRCLK)	Pulse duration, TMRCLK high as a percentage of TMRCLK cycle time	40	60	%
t _c (TMRCLK)	Cycle time, TMRCLK	$4 \times t_{C(CO)}$		ns

[‡] Parameter TMRDIR is equal to the pin TDIR, and parameter TMRCLK is equal to the pin TCLKIN.




Figure 25. PWM Output Timing




Figure 26. Capture/TMRDIR Timing

capture and QEP timings

CAP refers to CAP1/QEP0/IOPA3, CAP2/QEP1/IOPA4, and CAP3/IOPA5.

timing requirements [H = $0.5t_{c(CO)}$] (see Figure 27)

		MIN	MAX	UNIT
tw(CAP)	Pulse duration, CAP input low/high	4H +15		ns




Figure 27. Capture Input and QEP Timing

interrupt timings

INT refers to NMI, XINT1, and XINT2/IO. PDP refers to PDPINT.

switching characteristics over recommended operating conditions (see Figure 28)

	PARAMETER	MIN	MAX	UNIT
thz(PWM)PDP	Delay time, PDPINT low to PWM to high-impedance state		12	ns
t _d (INT)	Delay time, INT low/high to interrupt-vector fetch	10t _{C(CO)}		ns

timing requirements [H = $0.5t_{c(CO)}$] (see Figure 28)

		MIN	MAX	UNIT
tw(INT)	Pulse duration, INT input low/high	2H+15		ns
t _W (PDP)	Pulse duration, PDPINT input low	4H+5		ns




Figure 28. Power Drive Protection Interrupt Timing

general-purpose input/output timings

switching characteristics over recommended operating conditions (see Figure 29)

PARAMETER			MIN	MAX	UNIT
t _d (GPO)CO	Delay time, CLKOUT low to GPIO low/high	All GPIOs		9	ns
tr(GPO)	Rise time, GPIO switching low to high	All GPIOs		8	ns
tf(GPO)	Fall time, GPIO switching high to low	All GPIOs		6	ns

timing requirements $[H = 0.5t_{C(CO)}]$ (see Figure 30)

		MIN	MAX	UNIT	l
tw(GPI)	Pulse duration, GPI high/low	2H+15		ns	ĺ




Figure 29. General-Purpose Output Timing




Figure 30. General-Purpose Input Timing

10-bit dual analog-to-digital converter (ADC)

The 10-bit ADC has a separate power bus for its analog circuitry. These pins are referred to as V_{CCA} and V_{SSA} . The power bus isolation is to enhance ADC performance by preventing digital switching noise of the logic circuitry that can be present on V_{SSA} and V_{CC} from coupling into the ADC analog stage. All ADC specifications are given with respect to V_{SSA} unless otherwise noted.

recommended operating conditions

		MIN	NOM	MAX	UNIT
VCCA	Analog supply voltage	4.5	5	5.5	V
VSSA	Analogground		0		V
VREFHI	Analog supply reference source [†]	VREFLO		VCCA	V
VREFLO	Analog ground reference source†	VSSA		VREFHI	V
VAI	Analog input voltage, ADCIN00-ADCIN07	VSSA		VCCA	V

 $^{^\}dagger$ V_{REFHI} and V_{REFLO} must be stable, within \pm 1/2 LSB of the required resolution, during the entire conversion time.

ADC operating frequency

	MIN	MAX	UNIT
ADC operating frequency		20	MHz

operating characteristics over recommended operating condition ranges[†]

	PARAMETER	DESCRIPTION	ON	MIN	MAX	UNIT
			Converting		10	^
ICCA	Analog supply current	V _{CCA} = 5.5 V	Non-converting		2	mA
ICCA	Analog supply current	VCCA = VREFHI = 5.5 V	PLL or OSC power down		1	μΑ
	Analandanatanastana	Typical capacitive load on Non-sampling			10	
Cai	Analog input capacitance	analog input pin	Sampling		30	pF
E _{DNL}	Differential nonlinearity error	Difference between the actual st value	tep width and the ideal		±2	LSB
E _{INL}	Integral nonlinearity error	Maximum deviation from the best straight line through the ADC transfer characteristics, excluding the quantization error			±2	LSB
td(PU)	Delay time, power-up to ADC valid	Time to stabilize analog stage after power-up			10	μs
Z _{AI}	Analog input source impedance	Analog input source impedance remain within specifications	Analog input source impedance for conversions to remain within specifications			Ω

[†] Absolute resolution=4.89 mV. At VREFHI=5 V and VREFLO=0 V, this is one LSB. As VREFHI decreases, VREFLO increases, or both, the LSB size decreases. Therefore, the absolute accuracy and differential/integral linearity errors in terms of LSBs increase.

ADC input pin circuit

One of the most common A/D application errors is inappropriate source impedance. In practice, minimum source impedance should be used to limit the error as well as to minimize the required sampling time; however, the source impedance must be smaller than Z_{Al} . A typical ADC input pin circuit is shown in Figure 31.



Figure 31. Typical ADC Input Pin Circuit

internal ADC module timings (see Figure 32)

		MIN	MAX	UNIT
t _C (AD)	Cycle time, ADC prescaled clock	50		ns
tw(SHC)	Pulse duration, total sample/hold and conversion time†	900		ns
tw(SH)	Pulse duration, sample and hold time	3t _C (AD)		ns
tw(C)	Pulse duration, total conversion time	10t _{C(AD)}		ns
td(SOC-SH)	Delay time, start of conversion [‡] to beginning of sample and hold	3t _c (CO)		ns
td(EOC-FIFO)	Delay time, end of conversion to data loaded into result FIFO	2t _C (CO)		ns
td(ADCINT)	Delay time, ADC flag to ADC interrupt	2t _C (CO)		ns

[†] The total sample/hold and conversion time is determined by the summation of $t_{d(SOC-SH)}$, $t_{w(SH)}$, $t_{w(C)}$, and $t_{d(EOC-FIFO)}$.

‡ Start of conversion is signaled by the ADCIMSTART bit (ADCTRL1.13) or the ADCSOC bit (ADCTRL1.0) set in software, the external start signal active (ADCSOC), or internal EVSOC signal active.




Figure 32. Analog-to-Digital Internal Module Timing

register file compilation

Table 14 is a collection of all the programmable registers of the TMS320x24x (provided for a quick reference).

Table 14. Register File Compilation

ADDR	BIT 15	BIT 14	BIT 13	BIT 12	BIT 11	BIT 10	BIT 9	BIT 8
ĺ	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0
				DATA MEN	ORY SPACE	Ē		
				CPU STATU	IS REGISTERS			
		ARP		OV	OVM	1	INTM	DP(8)
	DP(7)	DP(6)	DP(5)	DP(4)	DP(3)	DP(2)	DP(1)	DP(0)
		ARB		CNF	TC	SXM	С	1
	1	1	1	XF	1	1		PM
Į			GLOBAL	MEMORY AND C	PU INTERRUP	REGISTERS		
0004h	_	_	_	_	_	_	_	_
000411	_	_	INT6 MASK	INT5 MASK	INT4 MASK	INT3 MASK	INT2 MASK	INT1 MASK
0005h		_	_	_	_	_	_	_
000311			Glol	bal Data Memory	Configuration Bi	ts (7–0)		
00006h	_	_	_	_	_	_	_	_
,0000011	_	_	INT6 FLAG	INT5 FLAG	INT4 FLAG	INT3 FLAG	INT2 FLAG	INT1 FLAG
				SYSTEM	REGISTERS			
7010h				Re	served			
7011h				Re	served			
7012h					1			
to 7013h				Ke	served			
7014h				Re	served			
7015h					served			
7016h								
to				Re	served			
7017h		OL KODO	1.0144	LDMO		l		
7018h	_	CLKSRC	LPM1	LPM0	_	_	_	
7019h		_	_	_	_	_	_	ILLADR
to				Re	served			
701Bh			1					T
701Ch	DIN15	DIN14	DIN13	DIN12	DIN11	DIN10	DIN9	DIN8
, , , , , ,	DIN7	DIN6	DIN5	DIN4	DIN3	DIN2	DIN1	DIN0
701Dh				Re	served			
701Eh	V15	V14	V13	V12	V11	V10	V9	V8
	V7	V6	V5	V4	V3	V2	V1	V0
701Fh				Re	served			
].				WD CONTRO	OL REGISTERS			
7020h				D -	norwad			
to 07022h				Ke	served			

Table 14. Register File Compilation (Continued)

ADDR	BIT 15	BIT 14	BIT 13	BIT 12	BIT 11	BIT 10	BIT 9	BIT 8	REG
	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0	
			WD	CONTROL REG	ISTERS (CONT	INUED)			
07023h	D7	D6	D5	D4	D3	D2	D1	D0	WDCNTR
07024h		L	l	Re	served				
07025h	D7	D6	D5	D4	D3	D2	D1	D0	WDKEY
07026h		L	l		l				
to				Re	served				
07028h	WDFLAC	WDDIE	WDCLIKA	WDCLIKA	WDCHK0	WDDC2	WDDC4	WDBCO	WDCD
07029h 0702Ah	WD FLAG	WDDIS	WDCHK2	WDCHK1	WDCHKU	WDPS2	WDPS1	WDPS0	WDCR
to				Re	served				
0702Ch									
0702Dh				_					
to 07031h				Re	served				
0703111			Δ-	to-D MODULE C	ONTROL REGIS	STERS			
	SUSPEND-	SUSPEND-	ADCIM-			ADCCON-			
07032h	SOFT	FREE	START	ADC2EN	ADC1EN	RUN	ADCINTEN	ADCINTFLAG	ADCTRL1
	ADCEOC		ADC2CHSEL			ADC1CHSEL		ADCSOC	
07033h		•		Re	served				
	_	_	EVSOCP	EXTSOCP	INTPRI	ADCEVSOC	ADCEXTSOC	_	1
07034h	ADCF	IFO2	_	ADCF	IFO1		ADCPSCALE		ADCTRL2
07035h				Re	served				
	D9	D8	D7	D6	D5	D4	D3	D2	j
07036h	D1	D0	0	0	0	0	0	0	ADCFIFO1
07037h			l	Re	served				
	D9	D8	D7	D6	D5	D4	D3	D2	
07038h	D1	D0	0	0	0	0	0	0	ADCFIFO2
07039h		I			I				
to				Re	served				
0703Fh									-
07040h to				Re	served				
0704Fh									
		SERIAL CO	MMUNICATION	S INTERFACE (S	SCI) CONFIGUR	ATION CONTRO	L REGISTERS		
07050h	STOP BITS	EVEN/ODD PARITY	PARITY ENABLE	LOOP BACK ENA	ADDR/IDLE MODE	SCI CHAR2	SCI CHAR1	SCI CHAR0	SCICCR
07051h	_	RX ERR INT ENA	SW RESET	_	TXWAKE	SLEEP	TXENA	RXENA	SCICTL1
07052h	BAUD15 (MSB)	BAUD14	BAUD13	BAUD12	BAUD11	BAUD10	BAUD9	BAUD8	SCIHBAUD
07053h	BAUD7	BAUD6	BAUD5	BAUD4	BAUD3	BAUD2	BAUD1	BAUD0 (LSB)	SCILBAUD
07054h	TXRDY	TX EMPTY	_	_	_	_	RX/BK INT ENA	TX INT ENA	SCICTL2
07055h	RX ERROR	RXRDY	BRKDT	FE	OE	PE	RXWAKE	_	SCIRXST
07056h	ERXDT7	ERXDT6	ERXDT5	ERXDT4	ERXDT3	ERXDT2	ERXDT1	ERXDT0	SCIRXEMU
07057h	RXDT7	RXDT6	RXDT5	RXDT4	RXDT3	RXDT2	RXDT1	RXDT0	SCIRXBUF



Table 14. Register File Compilation (Continued)

ADDR	BIT 15	BIT 14	BIT 13	BIT 12	BIT 11	BIT 10	BIT 9	BIT 8	REG
[BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0	
	SE	RIAL COMMUNI	CATIONS INTER	RFACE (SCI) CO	NFIGURATION	CONTROL REGI	STERS (CONTIN	IUED)	
07059h	TXDT7	TXDT6	TXDT5	TXDT4	TXDT3	TXDT2	TXDT1	TXDT0	SCITXBUF
0705Ah to 0705Eh				Re	served				
0705Eh	_	SCITX PRIORITY	SCIRX PRIORITY	SCI SOFT	SCI FREE	_	_	_	SCIPRI
07060h to 0706Fh		1	I	Re	served	1			
0700111			EXTER	NAL INTERRUF	T CONTROL R	EGISTERS			
070701	XINT1 FLAG	_	_	_	_	_	_	_	VINTAGE
07070h	_	_	_	_	_	XINT1 POLARITY	XINT1 PRIORITY	XINT1 ENA	XINT1CR
07071h	XINT2 FLAG	_	_	_	_	_	_	_	XINT2CR
0/0/111	_	_	_	_	_	XINT2 POLARITY	XINT2 PRIORITY	XINT2 ENA	AllVIZOR
07072h to 0708Fh				Re	served				
				DIGITAL I/O COI	NTROL REGIST	ERS			
07090h	CRA.15	CRA.14	CRA.13	CRA.12	CRA.11	CRA.10	CRA.9	CRA.8	OCRA
	CRA.7	CRA.6	CRA.5	CRA.4	CRA.3	CRA.2	CRA.1	CRA.0	
07091h			I	Re	served	1			_
07092h		_	<u> </u>	_	_	<u> </u>	CRB.9	CRB.8	OCRB
070001-		_	_	_	_	_	CRB.1	CRB.0	_
07093h to 07097h				Re	served				
07098h	A7DIR	A6DIR	A5DIR	A4DIR	A3DIR	A2DIR	A1DIR	A0DIR	PADATDIR
0709011	IOPA7	IOPA6	IOPA5	IOPA4	IOPA3	IOPA2	IOPA1	IOPA0	PADAIDIK
07099h			ı	Re	served	1	_		
0709Ah	B7DIR	B6DIR	B5DIR	B4DIR	B3DIR	B2DIR	B1DIR	B0DIR	PBDATDIR
	IOPB7	IOPB6	IOPB5	IOPB4	IOPB3	IOPB2	IOPB1	IOPB0	
0709Bh		T	T	1	served	T			_
0709Ch	C7DIR	C6DIR	C5DIR	C4DIR	C3DIR	C2DIR	C1DIR	CODIR	PCDATDIR
070001	IOPC7	IOPC6	IOPC5	IOPC4	IOPC3	IOPC2	IOPC1	IOPC0	_
0709Dh				Re	served		5.1515	D.D.D.	\dashv
0709Eh				Re	served		D1DIR	D0DIR	PDDATDIR
0709Fh				Re	served		IOPD1	IOPD0	-
07100h				110					\dashv
to				Re	served				
073FFh									

Table 14. Register File Compilation (Continued)

ADDR	BIT 15	BIT 14	BIT 13	BIT 12	BIT 11	BIT 10	BIT 9	BIT 8	REG
	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0	
07230h					l				
to				Res	served				
073FFh	GENERAL-PURPOSE (GP) TIMER CONFIGURATION CONTROL REGISTERS								
	_	T2STAT	T1STAT	(GP) HIVER CC	DNFIGURATION	T2TO		T1TO A DC(1)	1
07400h	T1TOADC(0)	TCOMPOE	TISIAI –	_	– I та	PIN	ı	T1TOADC(1) 1PIN	GPTCON
	D15	D14	D13	D12	D11	D10	D9	D8	1
07401h	D13	D14	D13	D12	D3	D10	D9	D0	T1CNT
	D15	D14	D13	D12	D11	D10	D1	D8	-
07402h	D13	D14	D13	D12	D3	D10	D3	D0	T1CMPR
	D15	D14	D13	D12	D11	D10	D9	D8	1
07403h	D13	D14	D13	D12	D3	D10	D9	D0	T1PR
	FREE	SOFT	D5	TMODE1	TMODE0	TPS2	TPS1	TPS0	-
07404h	TSWT1	TENABLE	TCLKS1	TCLKS0	TCLD1	TCLD0	TECMPR	SELT1PR	T1CON
	D15	D14	D13	D12	D11	D10	D9	D8	
07405h	D15								T2CNT
		D6	D5	D4	D3	D2	D1	D0	1
07406h	D15	D14	D13	D12	D11	D10	D9	D8	T2CMPR
	D7	D6	D5	D4	D3	D2	D1	D0	
07407h	D15	D14	D13	D12	D11	D10	D9	D8	T2PR
	D7	D6	D5	D4	D3	D2	D1	D0	
07408h	FREE	SOFT	— TOLKO4	TMODE1	TMODE0	TPS2	TPS1	TPS0	T2CON
07.4001	TSWT1	TENABLE	TCLKS1	TCLKS0	TCLD1	TCLD0	TECMPR	SELT1PR	_
07409h to				Res	served				
07410h									
			FULL A	ND SIMPLE CO	MPARE UNIT RE	GISTERS			
07411h	CENABLE	CLD1	CLD0	SVENABLE	ACTRLD1	ACTRLD0	FCOMPOE	_	COMCON
0/41111		_	_	_	_		_	_	CONICON
07412h				Res	served				
07442h	SVRDIR	D2	D1	D0	CMP6ACT1	CMP6ACT0	CMP5ACT1	CMP5ACT0	ACTD
07413h	CMP4ACT1	CMP4ACT0	CMP3ACT1	СМРЗАСТ0	CMP2ACT1	CMP2ACT0	CMP1ACT1	CMP1ACT0	ACTR
07414h				Res	served				
0=44=1	_	_	_	_	DBT3	DBT2	DBT1	DBT0	
07415h	EDBT3	EDBT2	EDBT1	DBTPS2	DBTPS1	DBTPS0	_	_	DBTCON
07416h				Res	served				
	D15	D14	D13	D12	D11	D10	D9	D8	1
07417h	D7	D6	D5	D4	D3	D2	D1	D0	CMPR1
	D15	D14	D13	D12	D11	D10	D9	D8	
07418h	D7	D6	D5	D4	D3	D2	D1	D0	CMPR2
	D15	D14	D13	D12	D11	D10	D9	D8	
07419h	D7	D6	D5	D4	D3	D2	D1	D0	CMPR3
0741Ah		1	1	1	ı	.	1	1	1
to				Res	served				
0741Fh									J




Table 14. Register File Compilation (Continued)

ADDR	BIT 15	BIT 14	BIT 13	BIT 12	BIT 11	BIT 10	BIT 9	BIT 8	REG
ĺ	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0	
				CAPTURE U	NIT REGISTER:	s			
07420h	CAPRES		QEPN	CAP3EN	_	CAP3TSEL	CAP12TSEL	CAP3TOADC	CAPCON
	CAP1	EDGE	CAP2	EDGE		3EDGE		<u> </u>	
07421h			ı		served				
07422h	-	<u>-</u>	CAPS	BFIFO	CAP	2FIFO	CAF	P1FIFO	CAPFIFO
	_	_	_	_	_	_		_	
07423h	D15	D14	D13	D12	D11	D10	D9	D8	CAP1FIFO
	D7	D6	D5	D4	D3	D2	D1	D0	_
07424h	D15	D14	D13	D12	D11	D10	D9	D8	CAP2FIFO
	D7	D6	D5	D4	D3	D2	D1	D0	_
07425h	D15	D14	D13	D12	D11	D10	D9	D8	CAP3FIFO
	D7	D6	D5	D4	D3	D2	D1	D0	_
07426h		T	T		served	T		T	_
07427h	D15	D14	D13	D12	D11	D10	D9	D8	CAP1FBOT
	D7	D6	D5	D4	D3	D2	D1	D0	_
07428h	D15	D14	D13	D12	D11	D10	D9	D8	CAP2FBOT
00	D7	D6	D5	D4	D3	D2	D1	D0	
07429h	D15	D14	D13	D12	D11	D10	D9	D8	CAP3FBO1
07 12011	D7	D6	D5	D4	D3	D2	D1	D0	
0742Ah				Po	served				
to 0742Bh				Ke.	serveu				
İ			EVENT MAN	AGER (EV) INTE	RRUPT CONTI	ROL REGISTERS	5		
	_	_	_	_	_	T10FINT ENA	T1UFINT ENA	T1CINT ENA	Ī
0742Ch	T1PINT ENA	_	_	_	CMP3INT ENA	CMP2INT ENA	CMP1INT ENA	PDPINT ENA	EVIMRA
	_	_	_	_	_	_	_	_	
0742Dh	_	_	_	_	T2OFINT ENA	T2UFINT ENA	T2CINT ENA	T2PINT ENA	EVIMRB
	_	_	_	_	_	_	_	_	
0742Eh		_	_	_	_	CAP3INT ENA	CAP2INT ENA	CAP1INT ENA	EVIMRC
0742Eb	_	_	_	_	_	T10FINT FLAG	T1UFINT FLAG	T1CINT FLAG	EVIFRA
0742Fh	T1PINT FLAG	_	_	_	CMP3INT FLAG	CMP2INT FLAG	CMP1INT FLAG	PDPINT FLAG	EVIFKA
	_	_	_	_	_	_	_	_	
07430h		_	_	_	T2OFINT FLAG	T2UFINT FLAG	T2CINT FLAG	T2PINT FLAG	EVIFRB
	_	_	_	_	_	_	_	_	
07431h	_	_	_	_	_	CAP3INT FLAG	CAP2INT FLAG	CAP1INT FLAG	EVIFRC
07432h to 0743Fh				Re	served				

MECHANICAL DATA

FN (S-PQCC-J**)

PLASTIC J-LEADED CHIP CARRIER



4040005/B 03/95

0.369 (9,37)

0.469 (11,91)

0.569 (14,45)

NOTES: A. All linear dimensions are in millimeters.

52

68

84

B. This drawing is subject to change without notice.

0.785 (19,94)

0.985 (25,02)

1.185 (30,10)

0.795 (20,19)

0.995 (25,27)

1.195 (30,35)

C. Falls within JEDEC MS-018

Typical Thermal Resistance Characteristics

0.750 (19,05)

0.950 (24,13)

1.150 (29,21)

0.756 (19,20)

0.958 (24,33)

1.158 (29,41)

0.341 (8,66)

0.441 (11,20)

0.541 (13,74)


PARAMETER	DESCRIPTION	°C/W
ΘЈΑ	Junction-to-ambient	48
ΘJC	Junction-to-case	11



MECHANICAL DATA

PG (R-PQFP-G64)

PLASTIC QUAD FLATPACK



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Contact field sales office to determine if a tighter coplanarity requirement is available for this package.

Typical Thermal Resistance Characteristics

PARAMETER	DESCRIPTION	°C/W
ΘЈА	Junction-to-ambient	35
ΘJC	Junction-to-case	11

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated