

74194, LS194A, S194 Shift Registers

4-Bit Bidirectional Universal Shift Register
Product Specification

Logic Products

- Buffered clock and control inputs
- Shift left and shift right capability
- Synchronous parallel and serial data transfers
- Easily expanded for both serial and parallel operation
- Asynchronous Master Reset
- Hold (do nothing) mode

DESCRIPTION

The functional characteristics of the '194 4-Bit Bidirectional Shift Register are indicated in the Logic Diagram and Function Table. The register is fully synchronous, with all operations taking place in less than 20ns (typical) for the 54/74 and 54LS/74LS, and 12ns (typical) for 54S/74S, making the device especially useful for implementing very high speed CPUs, or for memory buffer registers.

TYPE	TYPICAL f_{MAX}	TYPICAL SUPPLY CURRENT (TOTAL)
74194	36MHz	39mA
74LS194A	36MHz	15mA
74S194	105MHz	85mA

ORDERING CODE

PACKAGES	COMMERCIAL RANGE $V_{CC} = 5V \pm 5\%$; $T_A = 0^\circ C$ to $+70^\circ C$
Plastic DIP	N74194N, N74LS194AN, N74S194N
Plastic SO-16	N74LS194AD, N745194D

NOTE:

For information regarding devices processed to Military Specifications, see the Signetics Military Products Data Manual.


INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	74	74S	74LS
All	Inputs	1ul	1Sul	1LSul
$Q_0 - Q_3$	Outputs	10ul	10Sul	10LSul


NOTE:

Where a 74 unit load (ul) is understood to be $40\mu A$ I_{IH} and $-1.6mA$ I_{IL} , a 74S unit load (Sul) is $50\mu A$ I_{IH} and $-2.0mA$ I_{IL} , and 74LS unit load (LSul) is $20\mu A$ I_{IH} and $-0.4mA$ I_{IL} .


PIN CONFIGURATION



LOGIC SYMBOL



LOGIC SYMBOL (IEEE/IEC)



December 4, 1985

5-379

853-0543 81500

Shift Registers

74194, LS194A, S194

MODE SELECT — FUNCTION TABLE

OPERATING MODE	INPUTS							OUTPUTS			
	CP	MR	S ₁	S	D _{SR}	D _{SL}	D _n	Q ₀	Q ₁	Q ₂	Q ₃
Reset (clear)	X	L	X	X	X	X	X	L	L	L	L
Hold (do nothing)	X	H	$\downarrow(a)$	$\downarrow(a)$	X	X	X	q ₀	q ₁	q ₂	q ₃
Shift left	$\uparrow$	H	h	$\downarrow(a)$	X	l	X	q ₁	q ₂	q ₃	L
	$\uparrow$	H	h	$\downarrow(a)$	X	h	X	q ₁	q ₂	q ₃	H
Shift right	$\uparrow$	H	$\downarrow(a)$	h	l	X	X	L	q ₀	q ₁	q ₂
	$\uparrow$	H	$\downarrow(a)$	h	h	X	X	H	q ₀	q ₁	q ₂
Parallel load	$\uparrow$	H	h	h	X	X	d _n	d ₀	d ₁	d ₂	d ₃

H = HIGH voltage level.

h = HIGH voltage level one set-up time prior to the LOW-to-HIGH clock transition.

L = LOW voltage level.

l = LOW voltage level one set-up time prior to the LOW-to-HIGH clock transition.

d_n(q_n) = Lower case letters indicate the state of the referenced input (or output) one set-up time prior to the LOW-to-HIGH clock transition.


X = Don't care.

 $\uparrow$ = LOW-to-HIGH clock transition.

NOTE:

a. The HIGH-to-LOW transition of the S₀ and S₁ inputs on the 74194 should only take place while CP is HIGH for conventional operation.

TYPICAL CLEAR, LOAD, RIGHT-SHIFT, LEFT-SHIFT, INHIBIT AND CLEAR SEQUENCES



The '194 design has special logic features which increase the range of application. The synchronous operation of the device is determined by two Mode Select inputs, S₀ and S₁. As shown in the Mode Select Table, data can be entered and shifted from left to right (shift right, Q₀ → Q₁, etc.) or, right to left (shift left, Q₃ → Q₂, etc.) or, parallel data can be entered, loading all 4 bits of the register simultaneously. When both S₀ and S₁ are LOW, existing data is retained in a hold (do nothing) mode. The first and last stages provide D-type Serial Data inputs (D_{SR}, D_{SL}) to allow multistage shift right or shift left data transfers without interfering with parallel load operation.


Mode Select and Data inputs on the 74S194 and 74LS194A are edge-triggered, responding only to the LOW-to-HIGH transition of the Clock (CP). Therefore, the only timing restriction is that the Mode Control and selected Data inputs must be stable one set-up time prior to the positive transition of the clock pulse. The Mode Select inputs of the 74194 are gated with the clock and should be changed from HIGH-to-LOW only while the Clock input is HIGH.

The four parallel data inputs (D₀ - D₃) are D-type inputs. Data appearing on D₀ - D₃ inputs when S₀ and S₁ are HIGH is transferred to the Q₀ - Q₃ outputs respectively, following the next LOW-to-HIGH transition of the clock. When LOW, the asynchronous Master Reset ($\overline{MR}$) overrides all other input conditions and forces the Q outputs LOW.

Shift Registers


74194, LS194A, S194

LOGIC DIAGRAM



5

LOGIC DIAGRAM



December 4, 1985

5-381

Shift Registers

74194, LS194A, S194

ABSOLUTE MAXIMUM RATINGS (Over operating free-air temperature range unless otherwise noted.)

PARAMETER	74	74LS	74S	UNIT
V _{CC} Supply voltage	7.0	7.0	7.0	V
V _{IN} Input voltage	-0.5 to +5.5	-0.5 to +7.0	-0.5 to +5.5	V
I _{IN} Input current	-30 to +5	-30 to +1	-30 to +5	mA
V _{OUT} Voltage applied to output in HIGH output state	-0.5 to +V _{CC}	-0.5 to +V _{CC}	-0.5 to +V _{CC}	V
T _A Operating free-air temperature range	0 to 70			°C

RECOMMENDED OPERATING CONDITIONS

PARAMETER	74			74LS			74S			UNIT
	Min	Nom	Max	Min	Nom	Max	Min	Nom	Max	
V _{CC} Supply voltage	4.75	5.0	5.25	4.75	5.0	5.25	4.75	5.0	5.25	V
V _{IH} HIGH-level input voltage	2.0			2.0			2.0			V
V _{IL} LOW-level input voltage			+0.8			+0.8			+0.8	V
I _{IK} Input clamp current			-12			-18			-18	mA
I _{OH} HIGH-level output current			-800			-400			-1000	μA
I _{OL} LOW-level output current			16			8			20	mA
T _A Operating free-air temperature	0		70	0		70	0		70	°C

DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

PARAMETER	TEST CONDITIONS ¹	74194			74LS194A			74S194			UNIT
		Min	Typ ²	Max	Min	Typ ²	Max	Min	Typ ²	Max	
V _{OH} HIGH-level output voltage	V _{CC} = MIN, V _{IH} = MIN, V _{IL} = MAX, I _{OH} = MAX	2.4	3.4		2.7	3.5		2.7	3.4		V
V _{OL} LOW-level output voltage	V _{CC} = MIN, V _{IH} = MIN, V _{IL} = MAX	I _{OL} = MAX		0.2	0.4	0.35	0.5			0.5	V
		I _{OL} = 4mA (74LS)				0.25	0.4				V
V _{IK} Input clamp voltage	V _{CC} = MIN, I _I = I _{IK}			-1.5			-1.5			-1.2	V
I _I Input current at maximum input voltage	V _{CC} = MAX	V _I = 5.5V		1.0						1.0	mA
		V _I = 7.0V					0.1				mA
I _{IH} HIGH-level input current	V _{CC} = MAX	V _I = 2.4V		40							μA
		V _I = 2.7V					20			50	μA
I _{IL} LOW-level input current	V _{CC} = MAX	V _I = 0.4V		-1.6			-0.4				mA
		V _I = 0.5V								-2.0	mA
I _{OS} Short-circuit output current ³	V _{CC} = MAX	-18		-57	-20		-100	-40		-100	mA
I _{CC} Supply current ⁴ (total)	V _{CC} = MAX		39	63		15	23		85	135	mA

NOTES:

1. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.

2. All typical values are at V_{CC} = 5V, T_A = 25°C.

3. I_{OS} is tested with V_{OUT} = +0.5V and V_{CC} = V_{CC} MAX + 0.5V. Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.

4. With all outputs open, D_i inputs grounded and 4.5V applied to S₀, S₁, $\overline{M}$ and the serial inputs, I_{CC} is tested with a momentary ground, then 4.5V applied to CP.

Shift Registers

74194, LS194A, S194

AC ELECTRICAL CHARACTERISTICS $T_A = 25^{\circ}\text{C}$, $V_{CC} = 5.0\text{V}$

PARAMETER		TEST CONDITIONS	74		74LS		74S		UNIT
			$C_L = 15\text{pF}, R_L = 400\Omega$		$C_L = 15\text{pF}, R_L = 2\text{k}\Omega$		$C_L = 15\text{pF}, R_L = 280\Omega$		
			Min	Max	Min	Max	Min	Max	
f_{MAX}	Maximum clock frequency	Waveform 1	25		25		70		MHz
t_{PLH}	Propagation delay	Waveform 1		22		22	4.0	12	ns
t_{PHL}	Clock to output			26		26	4.0	16.5	
t_{PHL}	Propagation delay $\overline{\text{MR}}$ to output	Waveform 2		37		30		18.5	ns

NOTE:
Per industry convention, f_{MAX} is the worst case value of the maximum device operating frequency with no constraints on t_r , t_f , pulse width or duty cycle.


AC SET-UP REQUIREMENTS $T_A = 25^{\circ}\text{C}$, $V_{CC} = 5.0\text{V}$

PARAMETER	TEST CONDITIONS	74		74LS		74S		UNIT
		Min	Max	Min	Max	Min	Max	
$t_{\text{W}}(\text{H})$ Clock pulse width HIGH	Waveform 1	20		20		7		ns
$t_{\text{W}}(\text{L})$ $\overline{\text{MR}}$ pulse width, LOW	Waveform 2	20		20		12		ns
t_s Set-up time, data to clock	Waveform 3	20		20		5.0		ns
t_h Hold time, data to clock	Waveform 3	0		0		3.0		ns
$t_s(\text{L})$ Set-up time LOW, S_n to CP ^(a)	Waveform 4	30		30		11		ns
$t_s(\text{H})$ Set-up time HIGH, S_n to CP	Waveform 4	30		30		11		ns
t_h Hold time, S_n to CP	Waveform 4	0		0		3.0		ns
t_{rec} Recovery time, $\overline{\text{MR}}$ to CP	Waveform 2	25		25		9.0		ns

Shift Registers

74194, LS194A, S194

AC WAVEFORMS



TEST CIRCUITS AND WAVEFORMS

