


FEATURES

- Avalanche Rugged Technology
- Rugged Gate Oxide Technology
- Lower Input Capacitance
- Improved Gate Charge
- Extended Safe Operating Area
- 175°C Operating Temperature
- Lower Leakage Current : 10 μ A (Max.) @ $V_{DS} = 100V$
- Lower $R_{DS(ON)}$: 0.041 Ω (Typ.)

$$BV_{DSS} = 100 V$$

$$R_{DS(on)} = 0.052 \Omega$$

$$I_D = 28 A$$

TO-220

1. Gate 2. Drain 3. Source

Absolute Maximum Ratings

Symbol	Characteristic	Value	Units
V_{DSS}	Drain-to-Source Voltage	100	V
I_D	Continuous Drain Current ($T_C=25^\circ\text{C}$)	28	A
	Continuous Drain Current ($T_C=100^\circ\text{C}$)	19.8	
I_{DM}	Drain Current-Pulsed ①	110	A
V_{GS}	Gate-to-Source Voltage	± 20	V
E_{AS}	Single Pulsed Avalanche Energy ②	523	mJ
I_{AR}	Avalanche Current ①	28	A
E_{AR}	Repetitive Avalanche Energy ①	10.7	mJ
dv/dt	Peak Diode Recovery dv/dt ③	6.5	V/ns
P_D	Total Power Dissipation ($T_C=25^\circ\text{C}$)	107	W
	Linear Derating Factor	0.71	
T_J, T_{STG}	Operating Junction and Storage Temperature Range	- 55 to +175	$^\circ\text{C}$
T_L	Maximum Lead Temp. for Soldering Purposes, 1/8" from case for 5-seconds	300	

Thermal Resistance

Symbol	Characteristic	Typ.	Max.	Units
$R_{\theta JC}$	Junction-to-Case	--	1.4	$^\circ\text{C/W}$
$R_{\theta CS}$	Case-to-Sink	0.5	--	
$R_{\theta JA}$	Junction-to-Ambient	--	62.5	

Electrical Characteristics (T_C=25°C unless otherwise specified)

Symbol	Characteristic	Min.	Typ.	Max.	Units	Test Condition
BV _{DSS}	Drain-Source Breakdown Voltage	100	--	--	V	V _{GS} =0V, I _D =250 μA
ΔBV/ΔT _J	Breakdown Voltage Temp. Coeff.	--	0.11	--	V/°C	I _D =250 μA See Fig 7
V _{GS(th)}	Gate Threshold Voltage	2.0	--	4.0	V	V _{DS} =5V, I _D =250 μA
I _{GSS}	Gate-Source Leakage, Forward	--	--	100	nA	V _{GS} =20V
	Gate-Source Leakage, Reverse	--	--	-100	nA	V _{GS} =-20V
I _{DSS}	Drain-to-Source Leakage Current	--	--	10	μA	V _{DS} =100V
		--	--	100	μA	V _{DS} =80V, T _C =150°C
R _{DS(on)}	Static Drain-Source On-State Resistance	--	--	0.052	Ω	V _{GS} =10V, I _D =14A ④
g _{fs}	Forward Transconductance	--	22.56	--	Ω	V _{DS} =40V, I _D =14A ④
C _{iss}	Input Capacitance	--	1320	1710	pF	V _{GS} =0V, V _{DS} =25V, f=1MHz See Fig 5
C _{oss}	Output Capacitance	--	325	380		
C _{rss}	Reverse Transfer Capacitance	--	148	170		
t _{d(on)}	Turn-On Delay Time	--	18	50	ns	V _{DD} =50V, I _D =28A, R _G =9.1 Ω See Fig 13 ④⑤
t _r	Rise Time	--	18	50		
t _{d(off)}	Turn-Off Delay Time	--	90	180		
t _f	Fall Time	--	56	120		
Q _g	Total Gate Charge	--	60	78	nC	V _{DS} =80V, V _{GS} =10V, I _D =28A See Fig 6 & Fig 12 ④⑤
Q _{gs}	Gate-Source Charge	--	10.8	--		
Q _{gd}	Gate-Drain("Miller") Charge	--	27.9	--		

Source-Drain Diode Ratings and Characteristics

Symbol	Characteristic	Min.	Typ.	Max.	Units	Test Condition
I _S	Continuous Source Current	--	--	28	A	Integral reverse pn-diode in the MOSFET
I _{SM}	Pulsed-Source Current ①	--	--	110		
V _{SD}	Diode Forward Voltage ④	--	--	1.5	V	T _J =25°C, I _S =28A, V _{GS} =0V
t _{rr}	Reverse Recovery Time	--	132	--	ns	T _J =25°C, I _F =28A
Q _{rr}	Reverse Recovery Charge	--	0.63	--	μC	dI _F /dt=100A/μs ④

Notes ;

- ① Repetitive Rating : Pulse Width Limited by Maximum Junction Temperature
- ② L=1mH, I_{AS}=28A, V_{DD}=25V, R_G=27 Ω, Starting T_J=25°C
- ③ I_{SD} ≤ 28A, di/dt ≤ 400A/μs, V_{DD} ≤ BV_{DSS}, Starting T_J=25°C
- ④ Pulse Test : Pulse Width = 250 μs, Duty Cycle ≤ 2%
- ⑤ Essentially Independent of Operating Temperature

Fig 1. Output Characteristics




Fig 2. Transfer Characteristics




Fig 3. On-Resistance vs. Drain Current




Fig 4. Source-Drain Diode Forward Voltage




Fig 5. Capacitance vs. Drain-Source Voltage










Fig 6. Gate Charge vs. Gate-Source Voltage



IRF540A

N-CHANNEL POWER MOSFET



FAIRCHILD
SEMICONDUCTOR™

Fig 12. Gate Charge Test Circuit & Waveform




Fig 13. Resistive Switching Test Circuit & Waveforms




Fig 14. Unclamped Inductive Switching Test Circuit & Waveforms




Fig 15. Peak Diode Recovery dv/dt Test Circuit & Waveforms

