

SPOC™+ 12V

BTS56033-LBB

SPI Power Controller

Data Sheet

Rev. 2.2, 2016-10-10

Automotive



Revision Histo	ry
Page or Item	Subjects (major changes since previous revision)
Rev. 2.2, 2016-	10-10
All	Package name changed
Rev. 2.1, 2014-	12-05
All	Data Sheet released

Trademarks of Infineon Technologies AG

AURIXTM, BlueMoonTM, C166TM, CanPAKTM, CIPOSTM, CIPURSETM, COMNEONTM, EconoPACKTM, CoolMOSTM, CoolSETTM, CORECONTROLTM, CROSSAVETM, DAVETM, EasyPIMTM, EconoBRIDGETM, EconoDUALTM, EconoPIMTM, EiceDRIVERTM, eupecTM, FCOSTM, HITFETTM, HybridPACKTM, I2RFTM, ISOFACETM, IsoPACKTM, MIPAQTM, ModSTACKTM, my-dTM, NovalithICTM, OmniTuneTM, OptiMOSTM, ORIGATM, PRIMARIONTM, PrimePACKTM, PrimeSTACKTM, PRO-SILTM, PROFETTM, RASICTM, ReverSaveTM, SatRICTM, SIEGETTM, SINDRIONTM, SIPMOSTM, SMARTITM, SmartLEWISTM, SOLID FLASHTM, SPOCTM, TEMPFETTM, thinQ!TM, TRENCHSTOPTM, TriCoreTM, X-GOLDTM, X-PMUTM, XMMTM, XPOSYSTM.

Other Trademarks

Advance Design System™ (ADS) of Agilent Technologies, AMBA™, ARM™, MULTI-ICE™, KEIL™, PRIMECELL™, REALVIEW™, THUMB™, µVision™ of ARM Limited, UK. AUTOSAR™ is licensed by AUTOSAR development partnership. Bluetooth™ of Bluetooth SIG Inc. CAT-iq™ of DECT Forum. COLOSSUS™, FirstGPS™ of Trimble Navigation Ltd. EMV™ of EMVCo, LLC (Visa Holdings Inc.). EPCOS™ of Epcos AG. FLEXGO™ of Microsoft Corporation. FlexRay™ is licensed by FlexRay Consortium. HYPERTERMINAL™ of Hilgraeve Incorporated. IEC™ of Commission Electrotechnique Internationale. IrDA™ of Infrared Data Association Corporation. ISO™ of INTERNATIONAL ORGANIZATION FOR STANDARDIZATION. MATLAB™ of MathWorks, Inc. MAXIM™ of Maxim Integrated Products, Inc. MICROTEC™, NUCLEUS™ of Mentor Graphics Corporation. Mifare™ of NXP. MIPI™ of MIPI Alliance, Inc. MIPS™ of MIPS Technologies, Inc., USA. muRata™ of MURATA MANUFACTURING CO., MICROWAVE OFFICE™ (MWO) of Applied Wave Research Inc., OmniVision™ of OmniVision Technologies, Inc. Openwave™ Openwave Systems Inc. RED HAT™ Red Hat, Inc. RFMD™ RF Micro Devices, Inc. SIRIUS™ of Sirius Satellite Radio Inc. SOLARIS™ of Sun Microsystems, Inc. SPANSION™ of Spansion LLC Ltd. Symbian™ of Symbian Software Limited. TAIYO YUDEN™ of Taiyo Yuden Co. TEAKLITE™ of CEVA, Inc. TEKTRONIX™ of Tektronix Inc. TOKO™ of TOKO KABUSHIKI KAISHA TA. UNIX™ of X/Open Company Limited. VERILOG™, PALLADIUM™ of Cadence Design Systems, Inc. VLYNQ™ of Texas Instruments Incorporated. VXWORKS™, WIND RIVER™ of WIND RIVER SYSTEMS, INC. ZETEX™ of Diodes Zetex Limited.

Last Trademarks Update 2014-03-27

Data Sheet 2 Rev. 2.2, 2016-10-10



Table of Contents

Table of Contents

	Table of Contents	3
	List of Figures	5
	List of Tables	6
1	Overview	7
2	Block Diagram	9
2.1	Terms	. 10
3 3.1 3.2	Pin Configuration Pin Assignment BTS56033-LBB Pin Definitions and Functions	. 11
4 4.1 4.2 4.2.1 4.2.2	Electrical Characteristics Absolute Maximum Ratings Thermal Resistance PCB Setup Thermal Impedance	. 13 . 16 . 16
5 5.1 5.1.1 5.1.2 5.1.3	Power Supply Operation modes Power-up Stand-by mode Idle mode	. 21 . 22 . 22
5.1.4 5.1.5 5.1.6 5.2 5.2.1 5.3	Ready mode	. 23 . 23 . 23 . 23 . 24
6.1 6.2 6.3 6.4 6.4.1	Power Stages Output ON-State Resistance Input Circuit Input Status Monitor Power Stage Output Bulb and LED Mode	. 27 . 27 . 27 . 28 . 29
6.4.2 6.4.3 6.4.4 6.5	Switching Resistive Loads	. 30 . 30 . 31
7 7.1 7.2 7.3 7.4 7.5 7.6	$ \begin{array}{c} \textbf{Protection Functions} \\ \textbf{Over Load Protection} \\ \textbf{Over Temperature Protection} \\ \textbf{Reverse Polarity Protection} \\ \textbf{Over Voltage Protection} \\ \textbf{Loss of Ground} \\ \textbf{Loss of } V_{\text{S}} \\ \textbf{Electrical Characteristics} \\ \end{array} $. 35 . 36 . 39 . 39 . 39
8 8.1	Diagnosis Diagnosis Word at SPI	. 42

3

BTS56033-LBB



Table of Contents

Package Outlines BTS56033-LBB	. 67
Application Description	. 65
Configuration Register Bit Overview	. 63
, ,	
·	
· · · · · · · · · · · · · · · · · · ·	
· · · · · · · · · · · · · · · · · · ·	
Electrical Characteristics	. 54
Timing Diagrams	. 53
Daisy Chain Capability	. 52
· ·	
Electrical Characteristics	. 47
-	
, and the second se	
Current Sense Multiplexer	. 44
Current Sense Signal	. 44
=	
	Load Current Sense Diagnosis Current Sense Signal Current Sense Multiplexer Open Load at ON Diagnosis Switch Bypass Monitor Diagnosis Gate Back Regulation Electrical Characteristics Serial Peripheral Interface (SPI) SPI Signal Description Daisy Chain Capability Timing Diagrams Electrical Characteristics SPI Protocol SPI Diagnosis Registers Standard Diagnosis Errors Diagnosis Errors Diagnosis Warnings Diagnosis SPI Configuration Registers Output Configuration Register Input Status Register Swap Configuration Register LED Mode Configuration Register LED Mode Configuration Register Hardware Configuration Register Diagnosis Control Register Configuration Register Bit Overview Application Description Package Outlines BTS56033-LBB



List of Figures

List of Figures

Figure 1	Block Diagram BTS56033-LBB	. 9
Figure 2	Voltage and Current Definition	10
Figure 3	Pin Configuration TSON-24-7	11
Figure 4	2s2p PCB Cross Section	16
Figure 5	PC Board for Thermal Simulation with 600 mm ² Cooling Area	17
Figure 6	PC Board for Thermal Simulation with 2s2p Cooling Area	17
Figure 7	Solder Area / Vias	18
Figure 8	Typical Thermal Impedance. PCB setup according Figure 6	18
Figure 9	Typical Thermal Resistance. PCB setup 1s0p	19
Figure 10	Operation Mode state diagram	21
Figure 11	Limp Home Activation as function of $V_{\rm S}$	23
Figure 12	$V_{\rm S}$ undervoltage behavior	
Figure 13	$R_{\mathrm{DS}(\mathrm{ON})}$ variation factor	
Figure 14	Input Switch Matrix	
Figure 15	Power Stage Output	29
Figure 16	Switching a Load (resistive)	29
Figure 17	Typical Current Limitation variation according to $V_{\rm DS}$ voltage	35
Figure 18	Typical Current Limitation behavior	36
Figure 19	Dynamic Temperature Sensor Operations - Short Circuit	37
Figure 20	Dynamic and Absolute Temperature Sensor Operations - Overload Condition	38
Figure 21	Different counter reset according to HWCR.RCR bit value	39
Figure 22	Block Diagram: Diagnosis	42
Figure 23	Current Sense Signal Timings	44
Figure 24	Current Sense Multiplexer Timings	45
Figure 25	Current Sense Ratio in Open Load at ON condition	45
Figure 26	Serial Peripheral Interface	51
Figure 27	Combinatorial Logic for TER Flag	51
Figure 28	Daisy Chain Configuration	52
Figure 29	Data Transfer in Daisy Chain Configuration	53
Figure 30	Timing Diagram SPI Access	
Figure 31	Relationship between SI and SO during SPI communication	56
Figure 32	Register content sent back to µC	56
Figure 33	BTS56033-LBB response after an error in transmission	56
Figure 34	BTS56033-LBB response after coming out of Power-On reset at V_{DD}	57
Figure 35	BTS56033-LBB response in case of a negative battery voltage transient	57
Figure 36	Application Circuit Example	65
Figure 37	TSON-24-7 Package drawing	67
Figure 38	TSON-24 Package pads and stencil	68

BTS56033-LBB



List of Tables

List of Tables

Product Summary	7
Thermal Resistance	16
Device capability as function of $V_{\rm S}$ and $V_{\rm DD}$	20
Device function in relation to operation modes, $V_{\rm S}$ and $V_{\rm DD}$ voltages	22
Electrical Characteristics Power Supply	25
Electrical Characteristics Power Stages	31
Electrical Characteristics Protection Functions	40
Operation Modes	43
Electrical Characteristics Diagnosis $k_{\rm ILIS}$ 39 m Ω ch	47
Electrical Characteristics Diagnosis k_{ILIS} 110 m Ω ch	48
Electrical Characteristics Diagnosis	48
Electrical Characteristics Serial Peripheral Interface (SPI)	54
SPI Command Summary	58
Register Overview	61
Suggested Component Values	66
	Product Summary Absolute Maximum Ratings Thermal Resistance Device capability as function of $V_{\rm S}$ and $V_{\rm DD}$ Device function in relation to operation modes, $V_{\rm S}$ and $V_{\rm DD}$ voltages Electrical Characteristics Power Supply Electrical Characteristics Power Stages Electrical Characteristics Protection Functions Operation Modes Electrical Characteristics Diagnosis $k_{\rm ILIS}$ 39 m Ω ch. Electrical Characteristics Diagnosis $k_{\rm ILIS}$ 110 m Ω ch. Electrical Characteristics Diagnosis Electrical Characteristics Serial Peripheral Interface (SPI) SPI Command Summary Register Overview Suggested Component Values



BTS56033-LBB






1 Overview

Features

- 8-bit serial peripheral interface (daisy chain capable SPI) for control and diagnosis
- · CMOS compatible parallel input pins for four channels
- Selectable AND- / OR-combination for parallel inputs (PWM control)
- Load type configuration via SPI (bulbs or LEDs) for optimized load control
- · Very low stand-by current
- · Device ground independent from load ground
- Green Product (RoHS-Compliant)
- AEC Qualified



TSON-24-7

Description

The BTS56033-LBB is a six channel high-side smart power switch in TSON-24-7 package providing embedded protective functions. It is specially designed to control standard exterior lighting in automotive applications. In order to use the same hardware, the device can be configured to bulb or LED mode. As a result, both load types are optimized in terms of switching and diagnosis behavior.

It is designed to drive exterior lamps up to 27 W and 10 W, or the equivalent LED light.

Table 1 Product Summary

•		
Operating Voltage Power Switch	V_{S}	5.5 28 V
Logic Supply Voltage	V_{DD}	3.8 5.5 V
Over Voltage Protection	$V_{S(AZ,min)}$	42 V
Maximum Stand-By Current at 25 °C	$I_{VS(STB)}$	1 μΑ
Maximum ON State Resistance at T_j = 150 °C 39 mΩ channels (Channel 2, 3, 4)	$R_{DS(ON,max)}$	78 mΩ
Maximum ON State Resistance at T_j = 150 °C 110 mΩ channels (Channel 1, 5, 6)	$R_{DS(ON,max)}$	220 mΩ
SPI Access Frequency	$f_{\sf SCLK(max)}$	3 MHz

Configuration and status diagnosis are done via SPI. An 8-bit serial peripheral interface (SPI) is used. The SPI is daisy chain capable.

Туре	Package	Marking
BTS56033-LBB	TSON-24-7	BTS56033-LBB



Overview

The device provides a current sense signal per channel that is multiplexed to the diagnosis pin IS. It can be enabled and disabled via SPI commands. An over temperature flag per output is provided in the SPI diagnosis word. A multiplexed switch bypass monitor provides short-circuit to $V_{\rm S}$ diagnosis.

39 m Ω channels can be configured to bulb or LED mode for maximum flexibility.

The BTS56033-LBB provides a fail-safe feature via a Limp Home Input (LHI) pin and direct Input pins.

The power transistors are built by N-channel vertical power MOSFETs with charge pumps. The device is monolithically integrated in SMART technology.

Applications

- High-side power switch for 12 V in automotive or industrial applications such as lighting, heating, motor driving, energy and power distribution
- Especially designed for standard exterior lighting like position light, tail light, brake light, parking light, license
 plate light, indicators and equivalent in the LED technology
- Replaces electromechanical relays, fuses and discrete circuits

Protective Functions

- Reverse battery protection with external components
- · Short circuit to ground protection
- Stable behavior at under voltage
- · Current limitation
- Absolute and dynamic temperature sensor
- Thermal shutdown with latch after a limited amount of retries
- · Overvoltage protection
- Loss of ground protection
- Electrostatic discharge protection (ESD)

Diagnostic Functions

- Multiplexed proportional load current sense signal (IS)
- Enable function for current sense signal configurable via SPI
- High accuracy of current sense signal at wide load current range
- Current sense ratio (k_{ILIS}) configurable for LEDs or bulbs
- Very fast diagnosis in LED mode
- Feedback on over temperature via SPI
- Short circuit to $V_{\rm S}$ detection
- Monitoring of Input pins status

Application Specific Functions

- · Fail-safe activation via LHI pin and control via input pins
- Enhanced electromagnetic compatibility (EMC) for bulbs as well as LEDs
- · LED mode selection available
- SPI with daisy chain capability
- Switch bypass monitoring for detecting short circuit to $V_{\rm S}$



Block Diagram

2 Block Diagram




Figure 1 Block Diagram BTS56033-LBB



Block Diagram

2.1 Terms

Figure 2 shows all terms used in this data sheet, with associated convention for positive values.




Figure 2 Voltage and Current Definition

In all tables of electrical characteristics, symbols related to channels without channel number are valid for each channel separately (e.g. $V_{\rm DS}$ specification is valid for $V_{\rm DS1}$... $V_{\rm DS6}$).

All SPI register bits are marked as follows: ADDR.PARAMETER (e.g. HWCR.STB) with the exception of the bits in the Diagnosis frames which are marked only with PARAMETER (e.g. VSMON).



Pin Configuration

3 Pin Configuration

3.1 Pin Assignment BTS56033-LBB




Figure 3 Pin Configuration TSON-24-7



Pin Configuration

3.2 Pin Definitions and Functions

Pin	Symbol	I/O	Function
Power Supply	Pins		
25	VS	_	Positive power supply for high-side power switch
1	GND	_	Ground connection
2	VDD	_	Logic supply (5 V)
SPI & Diagnosi	is Pins		
3	SO	0	Serial output of SPI interface
4	SI	I	Serial input of SPI interface ("high" active)
5	SCLK	I	Serial clock of SPI interface ("high" active)
6	CS	I	Chip select of SPI interface ("low" active); Integrated pull up to VDD
12	IS	0	Current sense output signal
Limp Home Inp	out Pin (integrated	pull-do	own, leave unused Limp Home Input pin unconnected)
7	LHI	I	Limp home activation signal ("high" active)
Parallel Input P	Pins (integrated pu	l-dowr	n, leave unused pins unconnected)
8	IN1	I	Input signal of channel 1 ("high" active)
9	IN2	I	Input signal of channel 2 ("high" active)
10	IN3	I	Input signal of channel 3 ("high" active)
11	IN4	I	Input signal of channel 4 ("high" active)
Power Output I	Pins		
23, 24 ¹⁾	OUT1	0	Protected high-side power output of channel 1
21, 22 ¹⁾	OUT2	0	Protected high-side power output of channel 2
19, 20 ¹⁾	OUT3	0	Protected high-side power output of channel 3
17, 18 ¹⁾	OUT4	0	Protected high-side power output of channel 4
15, 16 ¹⁾	OUT5	0	Protected high-side power output of channel 5
13, 14 ¹⁾	OUT6	0	Protected high-side power output of channel 6

¹⁾ All outputs pins of each channel must be connected together on the PCB. All pins of an output are internally connected together. PCB traces have to be designed to withstand the maximum current which can flow.

4 Electrical Characteristics

4.1 Absolute Maximum Ratings

 $T_{\rm j}$ = -40 to +150 °C; all voltages with respect to ground

Typical resistive loads connected to the outputs (unless otherwise specified):

39 m Ω channels: $R_{\rm L}$ = 6.8 Ω (33 Ω when LGCR.LEDn = "1")

110 m Ω channels: $R_{\rm L}$ = 18 Ω

Table 2 Absolute Maximum Ratings¹⁾

Parameter	Symbol	Values			Unit	Note /	Number
		Min.	Тур.	Max.		Test Condition	
Supply Voltage	1						
Power supply voltage	V_{S}	-0.3		28	V	_	P_4.1.1
Logic supply voltage	V_{DD}	-0.3		5.5	V	_	P_4.1.2
Reverse polarity voltage	-V _{S(rev)}	_		16	V	T_{jStart} = 25 °C $t \le 2$ min. See Chapter 10 for setup	P_4.1.3
Supply voltage for short circuit protection (single pulse)	$V_{S(SC)}$	0		28	V	$R_{\text{ECU}} = 20 \text{ m}\Omega$ l = 0 or 5 m $R_{\text{Cable}} = 16 \text{ m}\Omega/\text{m}$ $L_{\text{Cable}} = 1 \mu\text{H/m}$	P_4.1.5
Permanent short circuit number channel activations All channels	n _{RSC1}	-		100	k	$V_{\rm DD} = 5 \text{ V}$ $t_{\rm ON} = 300 \text{ ms}$	P_4.1.6
Voltage at power transistor	V_{DS}	_		42	V	_	P_4.1.8
Supply voltage for load dump protection	$V_{S(LD)}$	_		42	V	$R_{1} = 2 \Omega$ t = 400 ms	P_4.1.9
Current through ground pin	I_{GND}	-100		25	mA	<i>t</i> ≤ 2 min.	P_4.1.10
Current through VDD pin	I_{DD}	-25		30	mA	<i>t</i> ≤ 2 min.	P_4.1.11
Power Stages				·			
Load current	$ I_{L} $	_		$I_{L(LIM)}$	Α	5)	P_4.1.12
Maximum energy dissipation single pulse - $39 \text{ m}\Omega$ ch.	E_{AS}	-		45	mJ	6) $T_{j(0)} = 150 \text{ °C}$ $I_{L(0)} = I_{L(nom)} =$ P_6.6.17	P_4.1.15
Maximum energy dissipation single pulse - $I_{\rm L(nom)}$ 110 mΩ ch.	E_{AS}	-		20	mJ	$T_{\rm j(0)}$ = 150 °C $I_{\rm L(0)}$ = $I_{\rm L(nom)}$ = P_6.6.18	P_4.1.16



Table 2 Absolute Maximum Ratings¹⁾ (cont'd)

Parameter	Symbol	Values			Unit	Note /	Number
		Min.	Тур.	Max.		Test Condition	
Diagnosis Pin	I			<u>'</u>		1	
Voltage at sense pin IS	V_{IS}	-0.3		V_{S}	V	_	P_4.1.24
Current through sense pin IS	I_{IS}	-10		40	mA	<i>t</i> ≤ 2 min.	P_4.1.25
Input Pins	ll.					-	1
Voltage at input pins	V_{IN}	-0.3		6.0	V	_	P_4.1.26
Current through input pins	I_{IN}	-0.75		0.75	mA	_	P_4.1.27
Current through input pins	I_{IN}	-2.0		10	mA	<i>t</i> ≤ 2 min.	P_4.1.28
SPI Pins							"
Voltage at chip select pin	V_{CS}	-0.3		6.0	V	_	P_4.1.29
Current through chip select pin	I_{CS}	-0.75		0.75	mA	_	P_4.1.30
Current through chip select pin	I_{CS}	-2.0		10	mA	<i>t</i> ≤ 2 min.	P_4.1.31
Voltage at serial input pin	V_{SI}	-0.3		6.0	V	_	P_4.1.32
Current through serial input pin	I_{SI}	-0.75		0.75	mA	_	P_4.1.33
Current through serial input pin	I_{SI}	-2.0		10	mA	<i>t</i> ≤ 2 min.	P_4.1.34
Voltage at serial clock pin	V_{SCLK}	-0.3		6.0	V	_	P_4.1.35
Current through serial clock pin	I_{SCLK}	-0.75		0.75	mA	_	P_4.1.36
Current through serial clock pin	I_{SCLK}	-2.0		10	mA	<i>t</i> ≤ 2 min.	P_4.1.37
Current through serial output pin SO	I_{SO}	-0.75		0.75	mA	_	P_4.1.38
Current through serial output pin SO	I_{SO}	-10		2.0	mA	<i>t</i> ≤ 2 min.	P_4.1.39
Limp Home Input Pin							
Voltage at Limp Home Input pin	V_{LHI}	-0.3		6.0	V	-	P_4.1.40
Current through Limp Home Input pin	I_{LHI}	-0.75		0.75	mA	_	P_4.1.41
Current through Limp Home Input pin	I_{LHI}	-2.0		10	mA	<i>t</i> ≤ 2 min.	P_4.1.42
Temperatures							·
Junction temperature	T_{j}	-40		150	°C	-	P_4.1.45
Dynamic temperature increase while switching	$\Delta T_{\rm j}$	_		60	K	_	P_4.1.46
Storage temperature	T_{stg}	-55		150	°C	_	P_4.1.47
ESD Susceptibility						-	1
ESD susceptibility HBM OUT pins vs. VS	V_{ESD}	-4		4	kV	8) HBM	P_4.1.48
ESD susceptibility HBM all pins vs. VDD	V_{ESD}	-1.5		1.5	kV	8) HBM	P_4.1.54
ESD susceptibility HBM other pins vs. GND incl. OUT pins vs. GND	V_{ESD}	-2		2	kV	8) HBM	P_4.1.49



Table 2 Absolute Maximum Ratings¹⁾ (cont'd)

Parameter	Symbol	Values			Unit	Note /	Number
		Min.	Тур.	Max.		Test Condition	
ESD Resistivity to GND	V_{ESD}				٧	9)	P_4.1.51
		-500		500		CDM	
ESD Resistivity Pin 1, 12, 13, 24	V _{ESD1, 12,}				V	9)	P_4.1.52
(corner pins) to GND	13, 24	-750		750		CDM	

- 1) Not subject to production test, specified by design.
- 2) Device is mounted on an FR4 2s2p board according to Jedec JESD51-2,-5,-7 at natural convection; The product (chip and package) was simulated on a 76.4 * 114.3 * 1.5 mm board with 2 inner copper layers (2 * 70 μm Cu, 2 * 35 μm Cu). Where applicable, a thermal via array under the package contacted the first inner copper layer.
- 3) EOL tests according to AECQ100-012. Threshold limit for short circuit failures: 100 ppm. Please refer to the legal disclaimer for short-circuit capability at the end of this document.
- 4) R_1 is the internal resistance of the load dump pulse generator.
- 5) Current limitation is a protection feature. Protection features are not designed for continuous repetitive operation.
- 6) Pulse shape represents inductive switch OFF: $I_{D(t)} = I_{D}(0) \times (1 t / t_{pulse})$; $0 < t < t_{pulse}$
- 7) Pulse shape represents inductive switch OFF: $I_{D(t)} = I_{D}(0) \times (1 t / t_{pulse})$; $0 < t < t_{pulse}$
- 8) ESD resistivity, HBM according to ANSI/ESDA/JEDEC JS-001-2010
- 9) ESD susceptibility, Charged Device Model "CDM" EIA/JESD22-C101 or ESDA STM5.3.1

Notes

- 1. Stresses above the ones listed here may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
- 2. Integrated protection functions are designed to prevent IC destruction under fault conditions described in the data sheet. Fault conditions are considered as "outside" normal operating range. Protection functions are not designed for continuous repetitive operation.

Data Sheet 15 Rev. 2.2, 2016-10-10



4.2 Thermal Resistance

Note: This thermal data was generated in accordance with JEDEC JESD51 standards. For more information, go to www.jedec.org.

Table 3 Thermal Resistance

Parameter	Symbol	Values			Unit	Note / Test Condition	Number
		Min.	Тур.	Max.			
Junction to Soldering Point	R_{thJSP}	_	2	-	K/W	$T_{\rm j(0)}$ = 105 °C measured to pin 25	P_4.2.1
Junction to Ambient	R_{thJA}	_	21	-	K/W	$T_{\rm j(0)} = 105 ^{\circ}{\rm C}$	P_4.2.2

¹⁾ Not subject to production test, specified by design.

4.2.1 PCB Setup




Figure 4 2s2p PCB Cross Section

²⁾ Specified R_{thJA} values is according to Jedec JESD51-2,-5,-7 at natural convection on FR4 2s2p board; The product (chip and package) was simulated on a 76.4 * 114.3 * 1.5 mm board with 2 inner copper layers (2 * 70 μ m Cu, 2 * 35 μ m Cu). Where applicable, a thermal via array under the package contacted the first inner copper layer.






Figure 5 PC Board for Thermal Simulation with 600 mm² Cooling Area




Figure 6 PC Board for Thermal Simulation with 2s2p Cooling Area






Figure 7 Solder Area / Vias

4.2.2 Thermal Impedance




Figure 8 Typical Thermal Impedance. PCB setup according Figure 6






Figure 9 Typical Thermal Resistance. PCB setup 1s0p



5 Power Supply

The BTS56033-LBB is supplied by two voltage sources:

- $V_{\rm S}$ (analog supply voltage)
- $V_{\rm DD}$ (digital supply voltage)

The $V_{\rm S}$ supply line is connected to a battery feed and used for the driving circuitry of the power stages, while $V_{\rm DD}$ is used for the SPI logic and for driving SO pin.

 $V_{\rm S}$ and $V_{\rm DD}$ supply voltages have an undervoltage detection circuit, which prevents the activation of the associated function in case the measured voltage is below the undervoltage threshold. More in detail:

- An undervoltage on $V_{\rm DD}$ supply prevents SPI communication. SPI registers are reset to default values. The retry counters used to protect the channels are reset therefore the channels are in "unlimited restart" mode.
- An undervoltage on $V_{\rm S}$ supply switches OFF all channels, even in Limp Home mode. The channels are enabled again as soon as $V_{\rm S}$ = $V_{\rm S(OP)}$.

The voltage at pin VS is also monitored. In case of a negative voltage transient resulting in $V_{\rm S}$ < $V_{\rm SMON}$ with DCR.MUX \neq "111_B", any SPI command sent by the micro-controller is not accepted (see Chapter 9.5 for further details).

An overview of channel behavior according to different $V_{\rm S}$ and $V_{\rm DD}$ supply voltages is shown in **Table 4** (the table is valid after a successful supply voltage ramp-up).

Table 4 Device capability as function of V_s and V_{DD}

	·			
	$\begin{aligned} V_{\text{DD}} &\leq V_{\text{DD(PO)}} \\ (V_{\text{DD(PO)}} &= \text{P_5.3.17}) \end{aligned}$	$V_{\rm DD} > V_{\rm DD(PO)}$		
$V_{\rm S} \le V_{\rm SMON}$	Channels are OFF	Channels are OFF		
$(V_{\rm SMON} = P_5.3.12)$	SPI registers reset	SPI registers protected ¹⁾		
	SPI communication not available $(f_{SCLK} = 0 \text{ MHz})$	SPI communication available ²⁾ ($f_{SCLK} = 3 \text{ MHz}$)		
	Limp Home mode not available	Limp Home mode not available		
$V_{\text{SMON}} < V_{\text{S}} \le V_{\text{S(UV)}}$	Channels are OFF	Channels are OFF		
$(V_{S(UV)} = P_5.3.2)$	SPI registers reset	SPI registers available		
	SPI communication not available $(f_{SCLK} = 0 \text{ MHz})$	SPI communication available ($f_{SCLK} = 3 \text{ MHz}$)		
	Limp Home mode available (channels are OFF)	Limp Home mode available (channels are OFF)		
$V_{\rm S} > V_{\rm S(UV)}^{3)}$	Channels cannot be controlled by SPI	Channels can be switched ON and OFF		
	SPI registers reset	SPI registers available		
	SPI communication not available $(f_{SCLK} = 0 \text{ MHz})$	SPI communication available ($f_{SCLK} = 3 \text{ MHz}$)		
	Limp Home mode available	Limp Home mode available		

¹⁾ If $DCR.MUX \neq 111_B$, othervise SPI registers are available.

²⁾ SPI response depends on DCR.MUX value. See Chapter 9.5 for further details.

³⁾ The undervoltage condition on $V_{\rm S}$ supply must be considered. See Chapter 5.2.1 for further details.



5.1 Operation modes

BTS56033-LBB has the following operation modes:

- Stand-by mode
- · Idle mode
- Ready mode
- · Operative mode
- · Limp Home mode

The transition between operation modes is determined according to these variables:

- · logic level at LHI pin
- · logic level at INn pins
- DCR.MUX bits state
- OUT.OUTn bits state

The state diagram including the possible transitions is shown in **Figure 10**. The behavior of BTS56033-LBB as well as some parameters may change in dependence from the operation mode of the device. Furthermore, due to the undervoltage detection circuitry which monitors $V_{\rm S}$ and $V_{\rm DD}$ supply voltages, some changes within the same operation mode can be seen accordingly.




Figure 10 Operation Mode state diagram

There are three parameters describing the behavior of BTS56033-LBB:

- status of output channels
- · status of SPI registers
- status of SPI communication

It is necessary to set $\overline{\tt DCR.MUX}$ to a value different from 111_B to command a switch ON of one or more channels. In alternative it is necessary to set the LHI to "high" - in this case the logic state of the Input pins is reflected to the outputs (if there is no undervoltage condition on V_S supply).



Table 5 shows the correlation between device operation modes, $V_{\rm S}$ and $V_{\rm DD}$ supply voltages, and the state of the most important functions (channel status, SPI communication and SPI registers).

Table 5 Device function in relation to operation modes, $V_{\rm S}$ and $V_{\rm DD}$ voltages

Operation Mode	Function	$V_{\rm S} \leq V_{\rm SMON}$	$V_{\rm SMON} > V_{\rm S} \le V_{\rm S(UV)}$	$V_{\rm S} > V_{\rm S(UV)}$
Stand-by	Channels	OFF	OFF	OFF
	SPI comm.	available ¹⁾	available ¹⁾	available ¹⁾
	SPI registers	available ¹⁾	available ¹⁾	available ¹⁾
ldle	Channels	OFF	OFF	OFF
	SPI comm.	all commands rejected ¹⁾	available ¹⁾	available ¹⁾
	SPI registers	available ¹⁾	available ¹⁾	available ¹⁾
Ready	Channels	OFF	OFF	OFF
	SPI comm.	available ¹⁾	available ¹⁾	available ¹⁾
	SPI registers	available ¹⁾	available ¹⁾	available ¹⁾
Operative	Channels	OFF	OFF	follow OUT.OUTn and/or Input pins
	SPI comm.	all commands rejected ¹⁾	available ¹⁾	available ¹⁾
	SPI registers	available ¹⁾	available ¹⁾	available ¹⁾
Limp Home	Channels	OFF	OFF	follow Input pins
	SPI comm.	available (read-only) ¹⁾²⁾	available (read-only) ¹⁾²⁾	available (read-only) ¹⁾²⁾
	SPI registers	reset	reset	reset

¹⁾ If $V_{\rm DD}$ > $V_{\rm DD(PO)}$, otherwise not available or in reset.

5.1.1 Power-up

The Power-up condition is entered when one of the supply voltages ($V_{\rm S}$ or $V_{\rm DD}$) is applied to the device. Both supplies are rising until they are above the undervoltage thresholds $V_{\rm S(OP)}$ and $V_{\rm DD(PO)}$ therefore the internal power-on signals are set.

5.1.2 Stand-by mode

When BTS56033-LBB is in Stand-by mode, all outputs are OFF. The SPI registers can be programmed if $V_{\rm DD} > V_{\rm DD(PO)}$. The current consumption is minimum (see parameter $I_{\rm VS(STB)}$). The circuitry that monitors $V_{\rm S}$ versus the threshold $V_{\rm SMON}$ is disabled, allowing the programming of the registers. Even if one Input pin is set to "high" or if one OUT.OUTn bit is set to "1", all outputs stay switched OFF.

5.1.3 Idle mode

In Idle mode, the internal supply circuitry is working and the device current consumption is increased. All channels are OFF and a command to switch ON one or more outputs (either via SPI or via Input pins) is accepted and executed, bringing the device into Operative mode.

²⁾ HWCR.CTC and HWCR.RST commands are accepted.



5.1.4 Ready mode

In Ready mode, one or more outputs received a command to switch ON (either via SPI or via Input pins). Nevertheless all outputs are OFF because of DCR.MUX bits still set to 111_B. It is necessary to change the value of those bits to bring the device into Operative mode and switch ON the channels.

5.1.5 Operative mode

Operative mode is the normal operation mode of BTS56033-LBB when no Limp Home condition is set and one or more outputs are switched ON. Device current consumption is specified by parameter $I_{\rm GND}$. An undervoltage condition on $V_{\rm DD}$ supply voltage brings the device into Stand-by mode (if all Input pins are set to "low") or into Ready mode (if at least one Input pin is set to "high").

5.1.6 Limp Home mode

BTS56033-LBB enters Limp Home mode when LHI pin is set to "high". SPI registers are reset to the default values after $t_{\rm LHI(ac)}$ from the rising edge at pin LHI (see **Figure 11** for further details). SPI communication is possible but only in read-only mode (SPI registers can be read but cannot be written, meaning that current sensing is not available). When $V_{\rm S} \leq V_{\rm SMON}$ and ${\tt DCR.MUX} \neq 111_{\rm B}$ the logic state detected at pin LHI is ignored and the device doesn't enter Limp Home mode.

Note: The only write commands excepted in Limp Home mode are HWCR.CTC and HWCR.RST to clear the protection latches.




Figure 11 Limp Home Activation as function of $V_{\rm S}$

5.2 Reset condition

One of the following 3 conditions resets the SPI registers to their default values:

- $V_{\rm DD}$ is not present or below the undervoltage threshold $V_{\rm DD(PO)}$
- LHI pin is set to "high" and $V_{\rm S}$ > $V_{\rm SMON}$
- a reset command (HWCR.RST = 1_B) is executed

In particular, all channels are switched OFF (if the device is not in Limp Home mode with one or more Input pins set to "high"). In case of lack of $V_{\rm DD}$ supply the internal retry counters are disabled therefore all channels are in "unlimited restart" mode.



5.2.1 Undervoltage on $V_{\rm S}$

Between $V_{\rm S(OP)}$ and $V_{\rm S(UV)}$ the undervoltage mechanism is triggered. If the device is operative and the supply voltage drops below the undervoltage threshold $V_{\rm S(UV)}$, the logic switches OFF the channels. As soon as the supply voltage $V_{\rm S}$ is above the minimum operative voltage threshold $V_{\rm S(OP)}$, the channels having either the corresponding Input pin set to "high" or the <code>OUT.OUTh</code> bit set to "1" are switched ON again (as shown in **Figure 12**).




Figure 12 $V_{\rm S}$ undervoltage behavior



5.3 Electrical Characteristics

Unless otherwise specified: $V_{\rm S}$ = 7 V to 18 V, $V_{\rm DD}$ = 3.8 V to 5.5 V, $T_{\rm j}$ = -40 °C to +150 °C

Typical values: $V_{\rm S}$ = 13.5 V, $V_{\rm DD}$ = 4.3 V, $T_{\rm i}$ = 25 °C

Typical resistive loads connected to the outputs (unless otherwise specified):

39 m Ω channels: $R_{\rm L}$ = 6.8 Ω (33 Ω when LGCR. LEDn = "1")

110 m Ω channels: $R_{\rm L}$ = 18 Ω

 Table 6
 Electrical Characteristics Power Supply

Parameter	Symbol		Value	s	Unit	Note / Test Condition	Number
		Min.	Тур.	Max.			
VS pin	1	"	·	,	"		<u> </u>
Operating voltage power switch	$V_{\mathrm{S(OP)}}$	5.5	_	28 ¹⁾	V	V _{DS} < 0.5 V	P_5.3.1
Undervoltage shutdown	$V_{\mathrm{S(UV)}}$	_	_	4.5	V	OUTn = ON From V_{DS} < 1 V to I_{Ln} = 0 A (see Figure 12)	P_5.3.2
Undervoltage shutdown Hysteresis	$V_{\mathrm{S(HYS)}}$	_	350	_	mV	1)	P_5.3.3
Stand-by current for whole device with loads	$I_{\rm VS(STB)}$	-	0.1	1	μА	$V_{\rm DD} = 0 \text{ V}$ $V_{\rm LHI} = 0 \text{ V}$ $T_{\rm j} = 25 \text{ °C}$	P_5.3.7
Stand-by current for whole device with loads	$I_{\rm VS(STB)}$	-	0.1	2.5	μА	$V_{\rm DD} = 0 \text{ V}$ $V_{\rm LHI} = 0 \text{ V}$ $T_{\rm j} = 85 \text{ °C}$	P_5.3.8
Stand-by current for whole device with loads	$I_{VS(STB)}$	-	4	15	μΑ	$V_{\rm DD}$ = 0 V $V_{\rm LHI}$ = 0 V $T_{\rm j}$ = 150 °C	P_5.3.26
Idle current for whole device with loads, all channels OFF	$I_{\rm VS(idle)}$	_	2.25	5	mA	$V_{\rm DD}$ = 5 V DCR.MUX = 110 _B	P_5.3.10
Operating current for whole device	I_{GND}	_	10	18	mA	$f_{\rm SCLK}$ = 0 MHz	P_5.3.28
$V_{\rm S}$ threshold for Limp Home validation	V_{SMON}	0.6	1.2	1.8	V	vsmon = 1	P_5.3.12
VDD pin	*	·	·	•	·	•	*
Logic supply voltage	V_{DD}	3.8	_	5.5 ¹⁾	V	$f_{\rm SCLK}$ = 3 MHz	P_5.3.13
Logic supply current Normal operation	I_{DD}	_	125	220	μΑ	$\begin{split} f_{\rm SCLK} &= 0 \text{ MHz} \\ V_{\rm CS} &= V_{\rm DD} = 5 \text{ V} \\ \text{DCR.MUX} \neq 111_{\rm B} \end{split}$	P_5.3.14
Logic Stand-by current	$I_{\rm DD(STB)}$	_	35	70	μΑ	$f_{\rm SCLK}$ = 0 MHz $V_{\rm CS}$ = $V_{\rm DD}$ = 5 V DCR.MUX = 111 _B	P_5.3.16



Table 6 Electrical Characteristics Power Supply (cont'd)

Parameter	Symbol	Values			Unit	Note /	Number
		Min.	Тур.	Max.		Test Condition	
Power-On reset threshold voltage	$V_{\rm DD(PO)}$	2.3	2.75	3.8	V	SI = 0 V SCLK = 0 V CS = 0 V SO from 0 to Z	P_5.3.17
LHI Input Characteristics		•		·			
L-input level at pin LHI	$V_{LHI(L)}$	-0.3	_	1.0	V	LHI = 1 (see Chapter 9.6.1)	P_5.3.18
H-input level at pin LHI	V _{LHI(H)}	2.6	_	6.0	V	_	P_5.3.19
L-input current through pin LHI	$I_{LHI(L)}$	3	27	75	μA	V _{LHI} = 1.0 V	P_5.3.20
H-input current through pin LHI	$I_{LHI(H)}$	7	30	75	μA	V _{LHI} = 2.6 V	P_5.3.21
Timings							
Power-On wake up time	$t_{\rm WU(PO)}$	_	200	_	μs	1)	P_5.3.22
Limp Home acknowledgement time	t _{LHI(ac)}	5	-	30	μs	$V_{\rm DD}$ = 5 V polling of Standard Diagnosis (see Chapter 9.6.1) until LHI = STB = 1	P_5.3.23
Reset command delay time	$t_{\sf d(RST)}$	_	_	100	μs	1)	P_5.3.25

¹⁾ Not subject to production test, specified by design.

Note: Characteristics show the deviation of parameter at the given supply voltage and junction temperature. Typical values show the typical parameters expected from manufacturing at $V_{\rm S}$ = 13.5 V, $V_{\rm DD}$ = 4.3 V and $T_{\rm i}$ = 25 °C



6 Power Stages

The high-side power stages are built by N-channel vertical power MOSFETs with charge pumps. There are six channels implemented in the device. Each channel can be switched on via SPI register **OUT** or via an input pin, when available. Channels 2, 3 and 4 provide a load type configuration for bulbs or LEDs in register **LGCR** (see **Chapter 9.7.4**). The load type configuration can be changed in ON- as well as in OFF-state.

6.1 Output ON-State Resistance

The ON-state resistance $R_{\rm DS(ON)}$ depends mainly on the junction temperature $T_{\rm j}$. Figure 13 shows the variation of $R_{\rm DS(ON)}$ across the whole temperature range. The value "1" corresponds to the typical $R_{\rm DS(ON)}$ measured at $T_{\rm J}$ = 25°C.




Figure 13 $R_{DS(ON)}$ variation factor

The behavior in reverse polarity mode is described in Chapter 7.

6.2 Input Circuit

There are two ways of using the input pins in combination with the register **OUT** by programming bit **HWCR.COL** in register **HWCR** (see **Chapter 9.7.6**).

- HWCR.COL = 0: A channel is switched ON either by the according OUT.OUTn bit or by the input pin.
- HWCR.COL = 1: A channel is switched ON by the according OUT.OUTn bit only, when the input pin is "high". In
 this configuration, a PWM signal can be applied to the input pin and the channel is activated by the SPI register
 OUT (see Chapter 9.7.1).

The default state (HWCR.COL = 0) is the OR-combination of the input signal and the SPI-bit. In Limp Home Mode (LHI pin set to "high") the combinatorial logic is switched to OR-mode to enable a channel activation via the input pins only.

Figure 14 shows the complete input switch matrix.



The zener diode protects the input circuit against ESD pulses. The current sink to ground ensures that the input signal is low in case of an open input pin.

6.3 Input Status Monitor

The level of the input stage can be monitored via the input status monitor. The input status is indicated in the our register for the available input pin. After setting the bit swcr.swr = 1_B, the readout of our.instr shows the state of the input pins.




Figure 14 Input Switch Matrix



6.4 Power Stage Output

The power stages are built to be used in high side configuration (Figure 15).

The power DMOS switches with a dedicated slope, which is optimized in terms of electromagnetic emission (EME). Defined slew rates allow lowest EME during PWM operation at low switching losses.




Figure 15 Power Stage Output

6.4.1 Bulb and LED Mode

Channels 2, 3 and 4 can be configured in bulb and LED mode via the SPI initialization registers **LGCR** when **SWCR.SWR** = 0. The default state is **LGCR.LEDn** = 0. During LED mode the following parameters are changed for an optimized functionality with LED loads: ON-state resistance $R_{\rm DS(ON)}$, switching timings ($t_{\rm delay(ON)}$, $t_{\rm delay(OFF)}$, $t_{\rm ON}$, $t_{\rm OFF}$), slew rates d $V/{\rm d}t_{\rm ON}$ and d $V/{\rm d}t_{\rm OFF}$, load current protections $I_{\rm L(LIM)}$ and current sense ratio $k_{\rm ILIS}$.

6.4.2 Switching Resistive Loads

When switching resistive loads the following switching times and slew rates can be considered.




Figure 16 Switching a Load (resistive)



6.4.3 Switching Inductive Loads

When switching OFF inductive loads with high-side switches, the voltage $V_{\rm OUT}$ drops below ground potential, because the inductance intends to continue driving the current. To prevent the destruction of the device due to overvoltage, there is a voltage clamp mechanism implemented which limits that negative output voltage to a certain level ($V_{\rm DS(CL)}$ (Chapter 6.5)). See Figure 15 for details.Please refer also to Chapter 7.4. The maximum allowed load inductance is limited.

6.4.4 Switching Channels in Parallel

In case of appearance of a short circuit with channels in parallel driving a single load, BTS56033-LBB output stages are not synchronized in the restart event. When all channels connected to the same load are in temperature limitation, the channel which has cooled down the fastest doesn't wait for the other ones to be cooled down as well to restart. Thus, it is not recommended to use the device with channels in parallel.

Note: In case of parallel channel operation, short circuit robustness may be reduced and n_{RSC1} is not guaranteed any more.

Data Sheet 30 Rev. 2.2, 2016-10-10



6.5 Electrical Characteristics

Unless otherwise specified: $V_{\rm S}$ = 7 V to 18 V, $V_{\rm DD}$ = 3.8 V to 5.5 V, $T_{\rm j}$ = -40 °C to +150 °C

Typical values: $V_{\rm S}$ = 13.5 V, $V_{\rm DD}$ = 4.3 V, $T_{\rm i}$ = 25 °C

Typical resistive loads connected to the outputs (unless otherwise specified):

39 m Ω channels: $R_{\rm L}$ = 6.8 Ω (33 Ω when LGCR.LEDn = "1")

110 m Ω channels: $R_{\rm L}$ = 18 Ω

 Table 7
 Electrical Characteristics Power Stages

Parameter	Symbol		Values	S	Unit	Note / Test Condition	Number
		Min.	Тур.	Max.			
Output Characteristics							
On-State resistance 39 mΩ ch.	$R_{\mathrm{DS(ON)}}$	-	39	_	mΩ	1) $V_{\rm S} = 9 \text{ V to } 18 \text{ V}$ $I_{\rm L} = 2.6 \text{ A}$ $T_{\rm j} = 25 ^{\circ}\text{C}$ LGCR. LEDn = 0	P_6.6.9
On-State resistance 39 mΩ ch.	$R_{\mathrm{DS(ON)}}$	_	_	78	mΩ	$V_{\rm S}$ = 9 V to 18 V $I_{\rm L}$ = 2.6 A $T_{\rm j}$ = 150 °C LGCR. LEDn = 0	P_6.6.10
On-State resistance 39 mΩ ch. in LED mode	$R_{DS(ON)}$	_	137	_	mΩ	1) $V_{\rm S}$ = 9 V to 18 V $I_{\rm L}$ = 0.6 A $T_{\rm j}$ = 25 °C LGCR. LEDn = 1	P_6.6.11
On-State resistance 39 mΩ ch. in LED mode	$R_{\mathrm{DS(ON)}}$	_	_	275	mΩ	$V_{\rm S}$ = 9 V to 18 V $I_{\rm L}$ = 0.6 A $T_{\rm j}$ = 150 °C LGCR. LEDn = 1	P_6.6.12
On-State resistance 110 mΩ ch.	$R_{\mathrm{DS(ON)}}$	_	110	_	mΩ	$V_{\rm S}$ = 9 V to 18 V $I_{\rm L}$ = 2 A $T_{\rm j}$ = 25 °C	P_6.6.13
On-State resistance 110 mΩ ch.	$R_{DS(ON)}$	_	_	220	mΩ	$V_{\rm S}$ = 9 V to 18 V $I_{\rm L}$ = 2 A $T_{\rm j}$ = 150 °C	P_6.6.14
Nominal load current 39 mΩ ch. (all channels active)	$I_{L(nom)}$	_	2	_	A	$T_{A} = 85 ^{\circ}\text{C}$ $T_{j} < 150 ^{\circ}\text{C}$	P_6.6.17
Nominal load current 110 mΩ ch. (all channels active)	$I_{L(nom)}$	_	1.2	_	A	$T_{\rm A} = 85 ^{\circ}{\rm C}$ $T_{\rm j} < 150 ^{\circ}{\rm C}$	P_6.6.18
Output clamp	$V_{\mathrm{DS(CL)}}$	42	47	54	V	$I_{\rm L}$ = 20 mA	P_6.6.19



Table 7 Electrical Characteristics Power Stages (cont'd)

Parameter	Symbol		Value	s	Unit	Note / Test Condition	Number
		Min.	Тур.	Max.			
Output leakage current per channel $T_{\rm j} \le 85^{\circ}{\rm C}$ 39 m Ω ch.	$I_{L(OFF)}$	-	0.02	0.5	μА	V_{IN} = 0 V or floating OUT.OUTn = 0 $T_{\text{j}} \leq 85^{\circ}\text{C}$ Stand-by or Idle mode	P_6.6.22
Output leakage current per channel $T_{\rm j} \le 85^{\circ}{\rm C}$ 110 m Ω ch.	$I_{L(OFF)}$	_	0.02	0.5	μΑ	$V_{\rm IN}$ = 0 V or floating OUT.OUTn = 0 $T_{\rm j} \le 85^{\circ}{\rm C}$ Stand-by or Idle mode	P_6.6.23
Output leakage current per channel $T_{\rm j}$ = 150°C 39 m Ω ch.	$I_{L(OFF)}$	_	1.3	4.5	μΑ	$V_{\rm IN}$ = 0 V or floating OUT.OUTn = 0 $T_{\rm j}$ = 150°C Stand-by or Idle mode	P_6.6.26
Output leakage current per channel $T_{\rm j}$ = 150°C 110 m Ω ch.	$I_{L(OFF)}$	_	0.5	4	μΑ	$V_{\rm IN}$ = 0 V or floating OUT.OUTn = 0 $T_{\rm j}$ = 150°C Stand-by or idle mode	P_6.6.27
Input Characteristics			•				·
L-input level	$V_{IN(L)}$	-0.3	_	1.0	V	_	P_6.6.28
H-input level	$V_{IN(H)}$	2.6	_	6.0	V	_	P_6.6.29
L-input current	$I_{IN(L)}$	3	27	75	μA	V _{IN} = 1.0 V	P_6.6.30
H-input current	$I_{IN(H)}$	7	30	75	μA	V _{IN} = 2.6 V	P_6.6.31
Timings		<u>'</u>	1				
Turn-ON delay to 10% $V_{\rm S}$ (Logical propagation delay from input INn to output OUTn) 39 m Ω ch.	t _{delay(ON)}	10	30	70	μs	V _S = 13.5 V LGCR. LEDn = 0	P_6.6.36
Turn-ON delay to 10% $V_{\rm S}$ (Logical propagation delay from input INn to output OUTn) 39 m Ω ch. in LED mode	t _{delay(ON)}	3	10	25	μs	V _S = 13.5 V LGCR. LEDn = 1	P_6.6.37
Turn-ON delay to 10% $V_{\rm S}$ (Logical propagation delay from input INn to output OUTn) 110 m Ω ch.	t _{delay(ON)}	10	30	70	μs	V _S = 13.5 V	P_6.6.38
Turn-OFF delay to $90\%~V_{\rm S}$ (Logical propagation delay from input INn to output OUTn) $39~{\rm m}\Omega$ ch.	t _{delay(OFF)}	10	30	70	μs	V _S = 13.5 V LGCR. LEDn = 0	P_6.6.43



Table 7 Electrical Characteristics Power Stages (cont'd)

Parameter	Symbol		Value	s	Unit	Note / Test Condition	Number
		Min.	Тур.	Max.			
Turn-OFF delay to 90% $V_{\rm S}$ (Logical propagation delay from input INn to output OUTn) 39 m Ω ch. in LED mode	t _{delay(OFF)}	3	10	25	μs	V _S = 13.5 V LGCR. LEDn = 1	P_6.6.44
Turn-OFF delay to 90% $V_{\rm S}$ (Logical propagation delay from input INn to output OUTn) 110 m Ω ch.	$t_{ m delay(OFF)}$	10	30	70	μs	V _S = 13.5 V	P_6.6.45
Turn-ON time to 90% $V_{\rm S}$ 39 m Ω ch.	t _{ON}	30	75	180	μs	$V_{\rm S}$ = 13.5 V LGCR. LEDn = 0	P_6.6.50
Turn-ON time to 90% $V_{\rm S}$ 39 m Ω ch. in LED mode	t_{ON}	10	25	55	μs	$V_{\rm S}$ = 13.5 V LGCR. LEDn = 1	P_6.6.51
Turn-ON time to 90% $V_{\rm S}$ 110 mΩ ch.	t _{ON}	30	75	180	μs	V _S = 13.5 V	P_6.6.52
Turn-OFF time to 10% $V_{\rm S}$ 39 m Ω ch.	t_{OFF}	30	75	180	μs	$V_{\rm S}$ = 13.5 V LGCR. LEDn = 0	P_6.6.57
Turn-OFF time to 10% $V_{\rm S}$ 39 m Ω ch. in LED mode	t_{OFF}	10	25	55	μs	V _S = 13.5 V LGCR. LEDn = 1	P_6.6.58
Turn-OFF time to 10% $V_{\rm S}$ 110 m Ω ch.	t_{OFF}	30	75	180	μs	V _S = 13.5 V	P_6.6.59
Turn-ON/OFF matching 39 mΩ ch.	t _{ON} - t _{OFF}	-30	0	50	μs	V _S = 13.5 V LGCR. LEDn = 0	P_6.6.68
Turn-ON/OFF matching 39 mΩ ch. in LED mode	t _{ON} - t _{OFF}	-20	0	20	μs	V _S = 13.5 V LGCR. LEDn = 1	P_6.6.69
Turn-ON/OFF matching 110 mΩ ch.	t _{ON} - t _{OFF}	-30	0	50	μs	V _S = 13.5 V	P_6.6.70
Turn-ON slew rate 30% to 70% $V_{\rm S}$ 39 m Ω ch.	dV/dt_{ON}	0.1	0.25	0.5	V/µs	V _S = 13.5 V LGCR. LEDn = 0	P_6.6.75
Turn-ON slew rate 30% to 70% $V_{\rm S}$ 39 m Ω ch. in LED mode	dV/dt_{ON}	0.35	0.88	1.75	V/µs	$V_{\rm S}$ = 13.5 V LGCR. LEDn = 1	P_6.6.76
Turn-ON slew rate 30% to 70% $V_{\rm S}$ 110 mΩ ch.	dV/dt_{ON}	0.1	0.25	0.5	V/µs	V _S = 13.5 V	P_6.6.77



Table 7 Electrical Characteristics Power Stages (cont'd)

Parameter	Symbol	Values		Unit	Note / Test Condition	Number	
		Min.	Тур.	Max.			
Turn-OFF slew rate 70% to 30% $V_{\rm S}$ 39 m Ω ch.	$-dV/dt_{OFF}$	0.1	0.25	0.5	V/µs	V _S = 13.5 V LGCR. LEDn = 0	P_6.6.82
Turn-OFF slew rate 70% to 30% $V_{\rm S}$ 39 m Ω ch. in LED mode	$-dV/dt_{OFF}$	0.35	0.88	1.75	V/µs	V _S = 13.5 V LGCR. LEDn = 1	P_6.6.83
Turn-OFF slew rate 70% to 30% $V_{\rm S}$ 110 m Ω ch.	$-dV/dt_{OFF}$	0.1	0.25	0.5	V/µs	V _S = 13.5 V	P_6.6.84
Output Voltage Drop					•		<u>'</u>
Output voltage drop limitation at small load currents $39 \text{ m}\Omega$ ch. in LED mode	$V_{DS(NL)}$	-	10	25	mV	I _L = 50 mA LGCR.GBRn = 1	P_6.6.94
Output voltage drop limitation at small load currents 110 mΩ ch.	$V_{DS(NL)}$	_	15	30	mV	I _L = 20 mA	P_6.6.95

¹⁾ Not subject to production test, specified by design.

²⁾ Tested at T_i = -40 °C



Protection Functions

7 Protection Functions

The device provides embedded protective functions, which are designed to prevent IC destruction under fault conditions described in this data sheet. Fault conditions are considered as "outside" normal operating range. Protective functions are neither designed for continuous nor for repetitive operation.

7.1 Over Load Protection

The load current $I_{\rm L}$ is limited by the device itself in case of over load or short circuit to ground. 39 m Ω channels have 2 steps of current limitation which are selected automatically depending on the voltage $V_{\rm DS}$ across the power DMOS as show in Figure 17. 110 m Ω channels have 1 step therefore the current limitation threshold is the same across the whole $V_{\rm DS}$ range (see Figure 18). Please note that $V_{\rm OUT}$ = $V_{\rm S}$ - $V_{\rm DS}$. The current limitation threshold when $V_{\rm DS}$ = 5 V is taken as reference.

Current limitation to the value $I_{\text{L(LIM)}}$ is realized by increasing the resistance of the output channel, which leads to fast DMOS temperature rise.




Figure 17 Typical Current Limitation variation according to $V_{\rm DS}$ voltage



Protection Functions




Figure 18 Typical Current Limitation behavior

7.2 Over Temperature Protection

Each channel incorporates both an absolute $(T_{j(SC)})$ and a dynamic $(\Delta T_{j(SW)})$ temperature sensor. An increase of junction temperature T_j above one of the two thresholds $(T_{j(SC)} \text{ or } \varDelta T_{j(SW)})$ switches OFF an overheated channel to prevent destruction. Any protective switch OFF deactivates the output until the temperature has reached an acceptable value.

Each protective switch OFF event increments the error counter by one. The number of automatic reactivations is limited by n_{retry} . If this number of retries is reached the channel turns OFF and latches OFF.

The error information related to the given channel is available on the Standard Diagnosis and Errors Diagnosis. Executing $\mathbf{HWCR.CTC} = \mathbf{1}_B$ will clear all thermal counters and errors on all channels. If the channel is active (either $\mathbf{OUT.OUTn} = \mathbf{1}_B$ or INn = "high" and $\mathbf{DCR.MUX} \neq \mathbf{111}_B$) it is turned on immediately after the SPI command. In addition the execution of the reset command ($\mathbf{HWCR.RST} = \mathbf{1}_B$) will clear the thermal counters.

For the condition $n < n_{\text{retry}}$ the counter of automatic reactivations is reset by every channel activation if HWCR.RCR bit is set to 1. In **Figure 21** the different behavior of retry counters according to HWCR.RCR bit value can be seen.

In Limp Home Mode, the thermal counters of the protection functions are only operative if $V_{\rm DD}$ is provided in the specified range. Otherwise the counters are not active and all channels are in "unlimited restart" mode.

In case of the short circuit to ground, current sense ratio ($k_{\rm ILIS}$) is deactivated as soon as $V_{\rm DS} > V_{\rm DS(SB)}$ (Switch bypass monitor threshold). Usually a short circuit to ground condition tends to set $V_{\rm DS}$ = $V_{\rm S}$ therefore in most of the cases no current sensing diagnostic is possible in short circuit.

The error information related to the given channel are available also on Warnings Diagnosis (ERRn bits). Refer to Figure 19 and Figure 20 for details.






Figure 19 Dynamic Temperature Sensor Operations - Short Circuit






Figure 20 Dynamic and Absolute Temperature Sensor Operations - Overload Condition






Figure 21 Different counter reset according to HWCR.RCR bit value

7.3 Reverse Polarity Protection

In reverse polarity condition, power dissipation is caused by the intrinsic body diode of each DMOS channel as well as each ESD diode of the logic pins. The reverse current through the channels has to be limited by the connected loads. The current through ground pin GND, sense pin IS, logic power supply pin VDD, SPI pins, input pins and Limp Home Input pin has to be limited as well (please refer to the maximum ratings listed on Chapter 4.1).

Note: No protection mechanism like temperature protection or current limitation is active during reverse polarity.

7.4 Over Voltage Protection

In the case of supply voltages between $V_{\rm S(SC)max}$ and $V_{\rm S(AZ)}$ the output transistors are still operational and follow the input or the out register. Parameters are not warranted and lifetime is reduced compared to nominal voltage supply.

In addition to the output clamp for inductive loads as described in **Chapter 6.4.3**, there is a clamp mechanism available for over voltage protection for the logic and all channels.

7.5 Loss of Ground

In case of complete loss of the device ground connection, but loads connected to ground, the BTS56033-LBB securely changes to or stays in OFF-state. Please refer to **Chapter 10** where an application setup is described.

7.6 Loss of $V_{\rm S}$

In case of loss of $V_{\rm S}$ connection in ON-state, all inductances of the loads have to be demagnetized through the ground connection or through an additional path from $V_{\rm S}$ to ground. For example, a suppressor diode is recommended between $V_{\rm S}$ and GND.



7.7 **Electrical Characteristics**

Unless otherwise specified: $V_{\rm S}$ = 7 V to 18 V, $V_{\rm DD}$ = 3.8 V to 5.5 V, $T_{\rm j}$ = -40 °C to +150 °C typical values: $V_{\rm S}$ = 13.5 V, $V_{\rm DD}$ = 4.3 V, $T_{\rm j}$ = 25 °C

Typical resistive loads connected to the outputs (unless otherwise specified):

39 m Ω channels: $R_{\rm L}$ = 6.8 Ω (33 Ω when LGCR. LEDn = "1")

110 m Ω channels: $R_{\rm L}$ = 18 Ω

Table 8 **Electrical Characteristics Protection Functions**

Parameter	Symbol		Value	S	Unit	Note /	Number	
		Min.	Тур.	Max.		Test Condition		
Over Load Protection				<u>'</u>			•	
Load current limitation 39 mΩ ch.	$I_{L(LIM)}$	25	32	44	А	$V_{\rm DS} = 5 \text{ V}$ LGCR. LEDn = 0	P_7.7.9	
Load current limitation 39 mΩ ch.	$I_{L(LIM)}$	-	16	-	A	$V_{\rm DS} = 26 \text{ V}$ LGCR. LEDn = 0	P_7.7.10	
Load current limitation 39 mΩ ch. in LED mode	$I_{L(LIM)}$	6.5	9	16	A	$V_{\rm DS}$ = 5 V $T_{\rm j}$ = -40 °C LGCR. LEDn = 1	P_7.7.11	
Load current limitation 39 mΩ ch. in LED mode	$I_{L(LIM)}$	-	4.5	_	A	$V_{\rm DS} = 26 \text{ V}$ LGCR. LEDn = 1	P_7.7.12	
Load current limitation 110 mΩ ch.	$I_{L(LIM)}$	9	12	16	Α	$V_{\rm DS}$ = 5 V $T_{\rm j}$ = -40 °C	P_7.7.13	
Over Temperature Prote	ection							
Thermal shut down temperature	$T_{\rm j(SC)}$	150	170	200	°C	1)	P_7.7.14	
Thermal hysteresis of thermal shutdown	$\Delta T_{\rm j(SC)}$	_	20	_	K	1)	P_7.7.15	
Dynamic temperature increase limitation while switching	$\Delta T_{\rm j(SW)}$	-	80	-	K	1)	P_7.7.16	
Number of automatic retries at dynamic temperature sensor or over temperature shut down	n _{retry}	_	8	9		1)	P_7.7.17	
Reverse Polarity				·	·			
Drain source diode voltage during reverse polarity 39 mΩ ch.	$V_{\mathrm{DS(REV)}}$	400	650	800	mV	$I_{L} = I_{L(nom)} =$ P_6.6.17 $T_{j} = 150 ^{\circ}\text{C}$	P_7.7.20	



Table 8 Electrical Characteristics Protection Functions (cont'd)

Parameter	Symbol		Value	s	Unit	Note /	Number
	Min. Typ. Max. Test		Test Condition				
Drain source diode voltage during reverse polarity 110 mΩ ch.	$V_{\mathrm{DS(REV)}}$	400	650	800	mV	$I_{L} = I_{L(nom)} =$ P_6.6.18 $T_{j} = 150 ^{\circ}\text{C}$	P_7.7.21
Over Voltage		·					·
Overvoltage protection	$V_{S(AZ)}$	42	47	54	V	$I_{\rm S}$ = 4 mA	P_7.7.22

¹⁾ Not subject to production test, specified by design.



8 Diagnosis

For diagnosis purpose, the BTS56033-LBB provides a current sense signal at pin IS and a diagnosis word via SPI. There is a current sense multiplexer implemented that is controlled via SPI. The sense signal can also be disabled by SPI command. A switch bypass monitor allows to detect a short circuit between the output pin and the battery voltage.

Please refer to Figure 22 for details.




Figure 22 Block Diagram: Diagnosis

For diagnosis feedback at different operation modes, please see Table 9.



Table 9 Operation Modes 1)

Operation Mode	Input Level OUT.OUTn	Output Level V_{OUT}	Current Sense $I_{\rm IS}$	Error Flag ERR_COUNTERn ²⁾	Warning Flag ERRn ³⁾	DCR.SBM bit
Normal Operation (Channel OFF)	L/0	GND	Z	0	0	1
Short Circuit to GND	(OFF-state)	GND	Z	0	0	1
Thermal shut down		Z	Z	0 ²⁾	02)	Х
Short Circuit to $V_{\rm S}$		V_{S}	Z	0	0	0
Open Load		Z	Z	0	0	Χ
	T.	1	ı		1	
Normal Operation (Channel ON)	H/1	~V _S	$I_{\rm L}$ / $k_{\rm ILIS}$	0	0	0
Current Limitation	(ON-state)	< V _S	Z	0	0	Х
Dynamic or Absolute Thermal Limitation → Channel switched OFF		Z	Z	0	1	Х
Dynamic or Absolute Thermal Limitation n_{retry} reached \rightarrow Channel latched OFF		Z	Z	1 ²⁾	1	X

 V_{S} 1) L = "low" level, H = "high" level, Z = high impedance, potential depends on leakage currents and external circuit. X = undefined.

 $V_{\mathbf{S}}$

~GND

Ζ

Ζ

 $< I_{\rm I} / k_{\rm ILIS}$

0

0

0

0

1

0

8.1 **Diagnosis Word at SPI**

Short Circuit to GND

Short Circuit to $V_{\rm S}$

Open Load

Diagnostic information about the status of each channel is provided through SPI. In the Standard Diagnosis the ERR MUX bit reports if there is a channel which had already enough restarts to reach the maximum allowed number of retries n_{retry} (P_7.7.17). If 2 or more channels are latched OFF due to that, **ERR_MUX** bits aren't enough to identify which channels are OFF. In such cases, it is possible to get an overview channel by channel using ERR COUNTERn bits in Errors Diagnosis (see Chapter 9.6.2)

It is possible to check if one or more channels had some retries during switching ON, although the limit of n_{retry} was not reached. An overview channel by channel of thermal counter status is available using ERRn bits in Warnings Diagnosis (see Chapter 9.6.3).

For both ERR COUNTERn and ERRn the information on channel n is given at bit n-1 (e.g. bit 0 indicates status of channel 1).

²⁾ The over temperature flag is set latched and can be cleared by setting HWCR.CTC = 1_B.

³⁾ The warning flags are latched until they are reset (see HWCR.RCR description).



8.2 Load Current Sense Diagnosis

There is a current sense signal available at pin IS which provides a current proportional to the load current of one selected channel. The selection is done by a multiplexer which is configured via SPI.

8.2.1 Current Sense Signal

The current sense signal (ratio $k_{\rm ILIS} = I_{\rm L} / I_{\rm S}$) is provided during ON-state as long as no failure mode occurs. For dedicated channels the ratio $k_{\rm ILIS}$ can be adjusted to the load type (LED or bulb) via SPI register LGCR. The accuracy of the ratio $k_{\rm ILIS}$ depends on the load current and temperature. Usually a resistor $R_{\rm IS}$ is connected to the current sense pin. It is recommended to use resistors 1.5 k Ω < $R_{\rm IS}$ < 5 k Ω . A typical value is 2.7 k Ω .

The current sense signal of a channel is not active when the channel is OFF or when the protection functions (current limitation, over temperature or dynamic temperature sensors) are active. If the maximum number of automatic reactivations n_{retry} is reached ($n = n_{\text{retry}}$), the current sense signal of the affected channel is deactivated until the reset of the counters by setting **HWCR.CTC** bit to 1.

Details about timings between the current sense signal $I_{\rm IS}$ and the output voltage $V_{\rm OUT}$ and the load current $I_{\rm L}$ can be found in **Figure 23**.




Figure 23 Current Sense Signal Timings

8.2.2 Current Sense Multiplexer

There is a current sense multiplexer implemented in the BTS56033-LBB that routes the sense current of the selected channel to the diagnosis pin IS. The channel is selected via SPI register DCR.MUX. The sense current can also be disabled by SPI register DCR.MUX. For details on timing of the current sense multiplexer, please refer to Figure 24.

Data Sheet 44 Rev. 2.2, 2016-10-10






Figure 24 Current Sense Multiplexer Timings

8.2.3 Open Load at ON Diagnosis

If a channel is ON in Open Load condition, a small current can still flow, for example because of humidity. The parameter $I_{\text{L(OL)}}$ gives the threshold of recognition for such leakage current. If the voltage measured at the sense resistor R_{SENSE} corresponds to a current $I_{\text{IS(OL)}}$ (4 μ A), then the current flowing at the output in ON state is within the limits given by $I_{\text{L(OL)}}$. Figure 25 shows the sense current behavior once a channel in Open Load at ON condition is selected with the sense current multiplexer. The red curve show a typical product curve. The blue line shows the ideal k_{ILIS} ratio.




Figure 25 Current Sense Ratio in Open Load at ON condition

8.3 Switch Bypass Monitor Diagnosis

To detect short circuit to $V_{\rm S}$, there is a switch bypass monitor implemented. In case of short circuit between the output pin OUT and VS in ON-state, the current flows through the power transistor as well as through the short circuit (bypass) with undefined share between the two. As a result, the current sense signal shows lower values than expected by the load current. In OFF-state, the output voltage remains close to $V_{\rm S}$ potential which leads to a small $V_{\rm DS}$.

The switch bypass monitor compares the threshold $V_{\rm DS(SB)}$ with the voltage $V_{\rm DS}$ across the power transistor of that channel which is selected by the current sense multiplexer (DCR.MUX). The result of the comparison can be read in SPI register DCR.SBM.



8.4 Gate Back Regulation

To increase the current sense accuracy, the Gate Back Regulation (GBR) function is implemented. This function monitors the $V_{\rm DS}$ voltage at the output and if the value is equal to or lower than $V_{\rm DS(NL)}$ the output DMOS gate is partially discharged. This increases output DMOS resistance so that $V_{\rm DS} = V_{\rm DS(NL)}$ even for very small output currents. The $V_{\rm DS}$ increase allows the current sensing circuitry to work with better accuracy, providing tighter $k_{\rm ILIS}$ values for output currents in the low range.

This function is active by default (LGCR.GBRn bits set to "1" after a reset). According to output current, GBR function can be left active or disabled. Even if left active, Gate Back Regulation circuitry may not be working because the measured $V_{\rm DS}$ is bigger than $V_{\rm DS(NL)}$ (depending on output current, junction temperature, output DMOS resistance).

Due to production and temperature variations, GBR circuitry can affect klLIS performance in negative way for some output current values. For this reason, **Table 10** and **Table 11** indicate for which output currents it is necessary to deactivate GBR (setting the corresponding **LGCR.GBRn** bit to "0") to reach the desired current accuracy. If no indication is given, then the GBR function is assumed to be enabled (**LGCR.GBRn** bit set to "1"). It is recommended to keep GBR circuitry enabled for Open Load at ON diagnosis.

The circuitry that controls GBR function can be deactivated with the following SPI command sequence:

- SWCR.SWR = 1 (SPI command: 11001100_B)
- LGCR. GBRn = 0 (SPI command: 1101aaaaa_B where "aaaa"_B is the new value for LGCR. GBRn bits)
- (optional but recommended: SWCR.SWR = 0 (SPI command: 11000100_B)

GBR cannot be deactivated for $110m\Omega$ channels.

Refer to Chapter 9.7 for more details.

Data Sheet 46 Rev. 2.2, 2016-10-10



8.5 Electrical Characteristics

Unless otherwise specified: $V_{\rm S}$ = 7 V to 18 V, $V_{\rm DD}$ = 3.8 V to 5.5 V, $T_{\rm j}$ = -40 °C to +150 °C

Typical values: $V_{\rm S}$ = 13.5 V, $V_{\rm DD}$ = 4.3 V, $T_{\rm i}$ = 25 °C

Typical resistive loads connected to the outputs (unless otherwise specified):

39 mΩ channels: R_L = 6.8 Ω (33 Ω when LGCR. LEDn = "1")

110 m Ω channels: $R_{\rm L}$ = 18 Ω

Measurement setup used for $k_{\rm ILIS}$ (unless otherwise specified):

Channel 2, 3, 4: when $I_{\rm L} \le 1.3$ A the channels are ON at the same time with equal $I_{\rm L}$, channels 1, 5, 6 have $I_{\rm L} = 0$ Channel 1, 5, 6: when $I_{\rm L} \le 1.3$ A the channels are ON at the same time with equal $I_{\rm L}$, channels 2, 3, 4 have $I_{\rm L} = 0$ When $I_{\rm L} \ge 2.0$ A only the measured channel is ON, all other channels have $I_{\rm L} = 0$

Table 10 Electrical Characteristics Diagnosis $k_{\rm ILIS}$ 39 m Ω ch.

Parameter	Symbol		Values	5	Unit	Note /	Number	
		Min.	Тур.	Max.		Test Condition		
Current Sense Ratio S	Signal in the N	lominal A	rea, Stable	Load Curr	ent Con	dition		
39 mΩ ch.								
Current sense ratio I_{L03} = 300 mA	k_{ILIS03}	-36 %	2000	+36 %		_	P_8.5.49	
Current sense ratio I_{L05} = 600 mA	k _{ILIS05}	-29 %	2000	+29 %		_	P_8.5.51	
Current sense ratio I_{L07} = 1.3 A	k _{ILIS07}	-15 %	2000	+15 %		-	P_8.5.53	
Current sense ratio I_{L09} = 2.6 A	k _{ILIS09}	-12 %	2000	+12 %		-	P_8.5.55	
Current sense ratio I_{L10} = 4 A	k _{ILIS10}	-11 %	2000	+11 %		-	P_8.5.56	
Current Sense Ratio S 39 mΩ ch. in LED mod	_	lominal A	rea, Stable	Load Curr	ent Con	dition		
Current sense ratio I_{L00} = 20 mA	k _{ILIS00}	-52 %	620	+52 %		_	P_8.5.57	
Current sense ratio I_{L02} = 150 mA	k _{ILIS02}	-30 %	570	+30 %		-	P_8.5.59	
Current sense ratio I_{L03} = 300 mA	k _{ILIS03}	-15 %	570	+15 %		_	P_8.5.60	
Current sense ratio I_{L05} = 600 mA	k _{ILIS05}	-11 %	570	+11 %		_	P_8.5.62	
Current sense ratio I_{L06} = 1 A	k _{ILIS06}	-10 %	570	+10 %		-	P_8.5.63	



Table 11 Electrical Characteristics Diagnosis $k_{\rm ILIS}$ 110 m Ω ch.

Parameter	Symbol		Value	s	Unit	Note /	Number	
		Min.	Тур.	Max.		Test Condition		
Current Sense Ratio S 110 mΩ ch.	Signal in the N	lominal A	rea, Stable	E Load Curr	ent Con	dition		
Current sense ratio I_{L00} = 20 mA	k _{ILIS00}	-50 %	900	+50 %		_	P_8.5.66	
Current sense ratio I_{L02} = 150 mA	k _{ILIS02}	-31 %	900	+31 %		_	P_8.5.68	
Current sense ratio I_{L03} = 300 mA	k _{ILIS03}	-22 %	900	+22 %		-	P_8.5.69	
Current sense ratio I_{L07} = 1.3 A	k _{ILIS07}	-11 %	900	+11 %			P_8.5.73	
Current sense ratio I_{L08} = 2 A	k _{ILIS08}	-11 %	900	+11 %		_	P_8.5.74	

Table 12 Electrical Characteristics Diagnosis

Parameter	Symbol		Value	s	Unit	Note /	Number	
		Min.	Тур.	Max.		Test Condition		
Sense pin maximum voltage	$V_{IS(AZ)}$	42	47	54	V	I _{IS} = 5 mA	P_8.5.75	
Current Sense Drift Over	r Current a	nd Temp	erature per	Device				
Current sense drift over current and temperature per device $39 \text{ m}\Omega$ ch.	$\Delta k_{ILIS(T)}$	-8	-	8	%	k_{ILIS09} versus k_{ILIS07} LGCR. LEDn = 0	P_8.5.80	
Current sense drift over current and temperature per device $39 \text{ m}\Omega$ ch. in LED mode	$\Delta k_{ILIS(T)}$	-9.5	-	9.5	%	$k_{\rm ILIS05}$ versus $k_{\rm ILIS03}$ LGCR. LEDn = 1	P_8.5.81	
Current sense drift over current and temperature per device 110 m Ω ch.	$\Delta k_{ILIS(T)}$	-8	_	8	%	$k_{\rm ILIS07}$ versus $k_{\rm ILIS03}$	P_8.5.82	



Table 12 Electrical Characteristics Diagnosis (cont'd)

Parameter	Symbol		Value	s	Unit	Note /	Number	
		Min.	Тур.	Max.		Test Condition		
Current Sense Drift of Un One channel with $I_{L(IC)} = -$ DCR.MUX \neq <111, 110> ar	$I_{\rm Ln}$, all oth	ner chanr	nels with $I_{ m L}$	_n				
Current sense drift of unaffected channels during inverse current of one channel	$\Delta k_{ILIS(IC)}$	-20	_	20	%	$I_{L1} = 1.3 \text{ A}$ $I_{L2} = 2.6 \text{ A}$ $I_{L3} = 2.6 \text{ A}$ $I_{L4} = 2.6 \text{ A}$ $I_{L5} = 1.3 \text{ A}$ $I_{L6} = 1.3 \text{ A}$	P_8.5.85	
Sense Pin - Currents				·	·			
Maximum steady state current sense output current $39 \text{ m}\Omega$ ch.	$I_{IS(MAX)}$	3.8	_	15	mA	$V_{\rm IS}$ = 0 V $V_{\rm S}$ ≥ 8 V	P_8.5.88	
Maximum steady state current sense output current 110 mΩ ch.	$I_{IS(MAX)}$	3.8	_	15	mA	$V_{\rm IS}$ = 0 V $V_{\rm S}$ ≥ 8 V	P_8.5.89	
Current sense leakage / offset current	$I_{IS(en)}$	_	_	1	μΑ	1) $T_{j} \le 85 \text{ °C}$ $I_{L} = 0 \text{ mA}$ $DCR.MUX \ne <111,110>_{B}$	P_8.5.118	
Current sense leakage / offset current	$I_{IS(en)}$	_	_	3.2	μΑ	$T_{\rm j}$ = 150 °C $I_{\rm L}$ = 0 mA DCR.MUX \neq <111,110> _B	P_8.5.90	
Open load detection threshold in ON state $39 \text{ m}\Omega$ ch.	$I_{L(OL)}$	-	-	21.5	mA	$I_{\text{IS(OL)}} = 4 \mu\text{A}$ LGCR. LEDn = 0	P_8.5.95	
Open load detection threshold in ON state 39 mΩ ch. in LED mode	$I_{L(OL)}$	_	_	7.5	mA	I _{IS(OL)} = 4 μA LGCR. LEDn = 1	P_8.5.96	
Open load detection threshold in ON state 110 mΩ ch.	$I_{L(OL)}$	-	_	9	mA	$I_{\rm IS(OL)}$ = 4 μ A	P_8.5.97	
Current sense leakage, while diagnosis disabled	$I_{IS(dis)}$	_	0.01	1	μΑ	$I_{L2} = 2.6 \text{ A}$ DCR.MUX = 110_{B}	P_8.5.98	
Sense Pin - Timings								
Current sense settling time after channel activation 39 m Ω ch.	$t_{\sf sIS(ON)}$	_	_	250	μs	$V_{\rm S}$ = 13.5 V $R_{\rm IS}$ = 2.7 k Ω LGCR. LEDn = 0	P_8.5.103	



Table 12 Electrical Characteristics Diagnosis (cont'd)

Parameter	Symbol		Value	s	Unit	Note /	Number
		Min.	Тур.	Max.		Test Condition	
Current sense settling time after channel activation 39 m Ω ch. in LED mode	$t_{\sf sIS(ON)}$	-	-	100	μs	$V_{\rm S}$ = 13.5 V $R_{\rm IS}$ = 2.7 k Ω LGCR. LEDn = 1	P_8.5.104
Current sense settling time after channel activation 110 m Ω ch.	$t_{\sf sIS(ON)}$	-	_	250	μs	$V_{\rm S}$ = 13.5 V $R_{\rm IS}$ = 2.7 k Ω	P_8.5.105
Current sense desettling time after channel deactivation	$t_{\sf dIS(OFF)}$	-	_	25	μs	$V_{\rm S}$ = 13.5 V $R_{\rm IS}$ = 2.7 k Ω	P_8.5.106
Current sense settling time after change of load current $39 \text{ m}\Omega$ ch.	t _{sIS(LC)}	_	_	25	μѕ	$I_{\rm L}$ = 2.6 A to 1.3 A $V_{\rm S}$ = 13.5 V $R_{\rm IS}$ = 2.7 kΩ LGCR. LEDn = 0	P_8.5.111
Current sense settling time after change of load current 39 m Ω ch. in LED mode	t _{sIS(LC)}	_	_	25	μѕ	$I_{\rm L}$ = 1.0 A to 0.6 A $V_{\rm S}$ = 13.5 V $R_{\rm IS}$ = 2.7 k Ω LGCR. LEDn = 1	P_8.5.112
Current sense settling time after change of load current 110 m Ω ch.	$t_{\sf sIS(LC)}$	-	-	25	μs	$I_{\rm L}$ = 2.6 A to 1.3 A $V_{\rm S}$ = 13.5 V $R_{\rm IS}$ = 2.7 kΩ	P_8.5.113
Current sense settling time after current sense activation	t _{sIS(EN)}	_	_	25	μs	$R_{\rm IS}$ = 2.7 k Ω $I_{\rm L2}$ = 2.6 A DCR.MUX: 110 _B \rightarrow 001 _B	P_8.5.114
Current sense settling time after multiplexer channel change	t _{sIS(MUX)}	_	-	25	μs	$R_{\rm IS}$ = 2.7 k Ω $I_{\rm L2}$ = 2.6 A $I_{\rm L3}$ = 4 A DCR.MUX: 001 _B \rightarrow 010 _B	P_8.5.115
Current sense deactivation time	$t_{\sf dIS(MUX)}$	-	-	25	μs	1) $R_{\rm IS} = 2.7 \text{ k}\Omega$ DCR.MUX: $010_{\rm B} \rightarrow 110_{\rm B}$	P_8.5.116
Switch Bypass Monitor				·			
Switch bypass monitor threshold	$V_{\rm DS(SB)}$	1.5	3.3	4.5	V	OFF state	P_8.5.117

¹⁾ Not subject to production test, specified by design.



9 Serial Peripheral Interface (SPI)

The serial peripheral interface (SPI) is a full duplex synchronous serial slave interface, which uses four lines: SO, SI, SCLK and CS. Data is transferred by the lines SI and SO at the rate given by SCLK. The falling edge of CS indicates the beginning of an access. Data is sampled in on line SI at the falling edge of SCLK and shifted out on line SO at the rising edge of SCLK. Each access must be terminated by a rising edge of CS. A modulo 8 counter ensures that data is taken only when a multiple of 8 bit has been transferred. The interface provides daisy chain capability with 8-bit SPI devices.




Figure 26 Serial Peripheral Interface

9.1 SPI Signal Description

CS - Chip Select

The system micro controller selects the BTS56033-LBB by means of the CS pin. Whenever the pin is in "low" state, data transfer can take place. When CS is in "high" state, any signals at the SCLK and SI pins are ignored and SO is forced into a high impedance state.

CS "high" to "low" Transition

- · The requested information is transferred into the shift register.
- SO changes from high impedance state to "high" or "low" state depending on the signal level at pin SI.




Figure 27 Combinatorial Logic for TER Flag



CS "low" to "high" Transition

- Command decoding is only done, when after the falling edge of CS exactly a multiple (1, 2, 3, ...) of eight SCLK signals have been detected. In case of faulty transmission, the transmission error flag (TER) is set and the command is ignored.
- Data from shift register is transferred into the addressed register.

SCLK - Serial Clock

This input pin clocks the internal shift register. The serial input (SI) transfers data into the shift register on the falling edge of SCLK while the serial output (SO) shifts diagnostic information out on the rising edge of the serial clock. It is essential that the SCLK pin is in "low" state whenever chip select CS makes any transition, otherwise the command may be not accepted.

SI - Serial Input

Serial input data bits are shift-in at this pin, the most significant bit first. SI information is read on the falling edge of SCLK. The input data consists of two parts, control bits followed by data bits. Please refer to **Chapter 9.5** for further information.

SO Serial Output

Data is shifted out serially at this pin, the most significant bit first. SO is in high impedance state until the CS pin goes to "low" state. New data will appear at the SO pin following the rising edge of SCLK.

Please refer to **Chapter 9.5** for further information.

9.2 Daisy Chain Capability

The SPI of BTS56033-LBB provides daisy chain capability. In this configuration several devices are activated by the same CS signal MCS. The SI line of one device is connected with the SO line of another device (see Figure 28), in order to build a chain. The end of the chain is connected to the output and input of the master device, MO and MI respectively. The master device provides the master clock MCLK which is connected to the SCLK line of each device in the chain.




Figure 28 Daisy Chain Configuration

In the SPI block of each device, there is one shift register where each bit from SI line is shifted in each SCLK. The bit shifted out occurs at the SO pin. After eight SCLK cycles, the data transfer for one device is finished. In single chip configuration, the CS line must turn "high" to make the device acknowledge the transferred data. In daisy chain configuration, the data shifted out at device 1 has been shifted in to device 2. When using three devices in daisy chain, three times 8 bits have to be shifted through the devices. After that, the MCS line must turn "high" (see Figure 29).






Figure 29 Data Transfer in Daisy Chain Configuration

9.3 Timing Diagrams




Figure 30 Timing Diagram SPI Access



9.4 Electrical Characteristics

Unless otherwise specified: $V_{\rm S}$ = 7 V to 18 V, $T_{\rm j}$ = -40 °C to +150 °C, $V_{\rm DD}$ = 3.8 V to 5.5 V Typical values: $V_{\rm S}$ = 13.5 V, $T_{\rm j}$ = 25 °C, $V_{\rm DD}$ = 4.3 V

Table 13 Electrical Characteristics Serial Peripheral Interface (SPI)

Parameter	Symbol		Value	s	Unit	Note /	Number
		Min.	Тур.	Max.		Test Condition	
Input Characteristics (CS, SCLK	, SI) - L Lev	el of pir	1	1		1	- II.
CS	$V_{\mathrm{CS(L)}}$	-0.3	_	1.0	V	$V_{\rm DD}$ = 4.3 V	P_9.4.1
SCLK	$V_{\rm SCLK(L)}$	-0.3	_	1.0	V	$V_{\rm DD}$ = 4.3 V	P_9.4.2
SI	$V_{SI(L)}$	-0.3	_	1.0	V	$V_{\rm DD}$ = 4.3 V	P_9.4.3
Input Characteristics (CS, SCLK		el of pi	า	,			"
CS	$V_{\mathrm{CS(H)}}$	2.6	_	V_{DD}	V	$V_{\rm DD}$ = 4.3 V	P_9.4.4
SCLK	$V_{\rm SCLK(H)}$	2.6	_	V_{DD}	V	$V_{\rm DD}$ = 4.3 V	P_9.4.5
SI	$V_{\rm SI(H)}$	2.6	_	V_{DD}	V	$V_{\rm DD}$ = 4.3 V	P_9.4.6
L-input pull-up current at CS pin	-I _{CS(L)}	7	30	75	μΑ	$V_{\rm DD}$ = 4.3 V $V_{\rm CS}$ = 1.0 V	P_9.4.7
H-input pull-up current at CS pin	-I _{CS(H)}	3	27	75	μΑ	$V_{\rm DD}$ = 4.3 V $V_{\rm CS}$ = 2.6 V	P_9.4.8
L-Input Pull-Down Current at Pir	1	-			*	1	-
SCLK	$I_{\mathrm{SCLK(L)}}$	3	27	75	μΑ	$V_{\rm SCLK}$ = 1.0 V $V_{\rm DD}$ = 4.3 V	P_9.4.9
SI	$I_{\mathrm{SI(L)}}$	3	27	75	μΑ	$V_{\rm SI}$ = 1.0 V $V_{\rm DD}$ = 4.3 V	P_9.4.10
H-Input Pull-Down Current at Pir	า		J.	1		1	
SCLK	$I_{\mathrm{SCLK(H)}}$	7	30	75	μΑ	$V_{\rm SCLK}$ = 2.6 V $V_{\rm DD}$ = 4.3 V	P_9.4.11
SI	$I_{\mathrm{SI(H)}}$	7	30	75	μΑ	$V_{\rm SI}$ = 2.6 V $V_{\rm DD}$ = 4.3 V	P_9.4.12
Output Characteristics (SO)	*				•	-1	*
L level output voltage	$V_{\mathrm{SO(L)}}$	0	_	0.5	V	$I_{\rm SO}$ = -0.5 mA	P_9.4.13
H level output voltage	$V_{\rm SO(H)}$	V _{DD} - 0.5 V	_	V_{DD}	V	$I_{\rm SO}$ = 0.5 mA $V_{\rm DD}$ = 4.3 V	P_9.4.14
Output tristate leakage current	$I_{SO(OFF)}$	-1	-	1	μΑ	$V_{\text{CS}} = V_{\text{DD}}$ $V_{\text{SO}} = 0 \text{ V}$ $V_{\text{SO}} = V_{\text{DD}}$	P_9.4.15
Timings	"			1	<u>'</u>	•	
Enable lead time (falling CS to rising SCLK)	$t_{\mathrm{CS(lead)}}$	200	_	_	ns	_1)	P_9.4.16
Enable lag time (falling SCLK to rising CS)	$t_{\mathrm{CS(lag)}}$	200	_	-	ns	_1)	P_9.4.17
Transfer delay time (rising CS to falling CS)	$t_{\mathrm{CS(td)}}$	1	_	_	μs	_1)	P_9.4.18



Table 13 Electrical Characteristics Serial Peripheral Interface (SPI) (cont'd)

Parameter	Symbol		Value	s	Unit	Note /	Number
		Min.	Тур.	Max.		Test Condition	
Output enable time (falling CS to SO valid)	t _{SO(en)}	_	_	1	μs	1) C _L = 50 pF	P_9.4.19
Output disable time (rising CS to SO tristate)	$t_{\rm SO(dis)}$	_	_	1	μs	1) C _L = 50 pF	P_9.4.20
Serial clock frequency	$f_{\sf SCLK}$	0	_	3	MHz	_1)	P_9.4.22
Serial clock period	$t_{\rm SCLK(P)}$	333	_	_	ns	_1)	P_9.4.24
Serial clock "high" time	t _{SCLK(H)}	150	_	_	ns	_1)	P_9.4.26
Serial clock "low" time	$t_{\rm SCLK(L)}$	150	_	_	ns	_1)	P_9.4.28
Data setup time (required time SI to falling SCLK)	$t_{\rm SI(su)}$	65	_	_	ns	_1)	P_9.4.30
Data hold time (falling SCLK to SI)	$t_{\rm SI(h)}$	65	_	_	ns	_1)	P_9.4.32
Output data valid time with capacitive load	t _{SO(v)}	-	_	166	ns	1) $C_{L} = 50 \text{ pF}$	P_9.4.34

¹⁾ Not subject to production test, specified by design



9.5 SPI Protocol

The relationship between SI and SO content during SPI communication is shown in **Figure 31**. SI line represents the frame sent from the μ C and SO line is the answer provided by BTS56033-LBB. The "(previous response)" means that the frame sent back depends on the command frame sent from the μ C before.




Figure 31 Relationship between SI and SO during SPI communication

The SPI protocol provides the answer to a command frame only with the next transmission triggered by the μ C. Although the biggest majority of commands and frames implemented in BTS56033-LBB can be decoded without the knowledge of what happened before, it is advisable to consider what the μ C sent in the previous transmission to decode BTS56033-LBB response frame completely.

More in detail, the sequence of commands to "read" and "write" the content of a register will look as follows:




Figure 32 Register content sent back to µC

There are 3 special situations where the frame sent back to the µC doesn't depend on the previous received frame:

- in case an error in transmission happened during the previous frame (for instance, the clock pulses were not multiple of 8), shown in **Figure 33**
- when BTS56033-LBB logic supply comes out of Power-On reset condition, as shown in Figure 34
- when $V_{\rm S}$ < $V_{\rm SMON}$ and DCR.MUX \neq 111_B, as shown in Figure 35




Figure 33 BTS56033-LBB response after an error in transmission






Figure 34 $\,\,$ BTS56033-LBB response after coming out of Power-On reset at V_{DD}




Figure 35 BTS56033-LBB response in case of a negative battery voltage transient

A summary of all possible SPI commands is presented in **Table 14**, including the answer that BTS56033-LBB will send back at the next transmission.



Table 14 SPI Command Summary

Requested Operation	Frame sent to SPOC+ (SI pin)	Frame received from SPOC+ (SO pin) with the next command
Write our register	10aaaaaa _B where: "aaaaaa _B " = new out register content	0aaaaaaa _B (Standard Diagnosis)
Read our register	00xx0000 _B ("xx _B " = don't care)	10aaaaaa _B ("aaaaaa _B " = out register content)
Write Configuration register	11aabbbb _B where: "aa _B " = register address "bbbb _B " = new register content	0aaaaaaa _B (Standard Diagnosis)
Read Configuration register	01aa0000 _B where: "aa _B " = register address	11aabbbb _B where: "aa _B " = register address "bbbb _B " = register content
Read Standard Diagnosis	0xxx0001 _B ("xxx _B " = don't care)	0aaaaaaa _B (Standard Diagnosis)
Read Errors Diagnosis	0xxx0011 _B ("xxx _B " = don't care)	00aaaaaa _B (Error Diagnosis)
Read Warnings Diagnosis	0xxx0101 _B ("xxx _B " = don't care)	00aaaaaa _B (Warning Diagnosis)



9.6 SPI Diagnosis Registers

9.6.1 Standard Diagnosis

so	7	6	5	4	3	2	1	0	Default
	0	TER	LHI	STB	VSMON	ERR_MUX			50 _H

Field	Bits	Туре	Description
TER	6	r	Transmission Error 0 _B Previous transmission was successful (modulo 8 clocks received) 1 _B (default) Previous transmission failed or first transmission after reset
THI	5	r	Limp Home monitor 0 _B (default) Normal mode operation 1 _B Limp Home Mode
STB	4	r	Standby mode monitor 0 _B Normal mode operation 1 _B (default) Stand-by mode
VSMON	3	r	$V_{ m S}$ monitor $0_{ m B}$ (default) $V_{ m S}$ always > $V_{ m SMON}$ since last Standard Diagnosis readout $1_{ m B}$ $V_{ m S}$ < $V_{ m SMON}$ at least once
ERR_MUX	2:0	r	Diagnosis of Channel n in error 000 _B (default) No channel latched OFF 001 _B Channel one latched OFF 010 _B Channel two latched OFF 011 _B Channel three latched OFF 100 _B Channel four latched OFF 101 _B Channel five latched OFF 111 _B Channel six latched OFF 111 _B More than one channel latched OFF



9.6.2 Errors Diagnosis

so	7	6	5	4	3	2	1	0	Default
	0	0	ERR_COUNTERn						00 _H

Field	Bits	Type	Description
ERR_COUNTERN n = 6 to 1	5:0	r	Diagnosis of Channel n 0 _B (default) No failure 1 _B Over temperature counter reached to n _{retry}

9.6.3 Warnings Diagnosis

so	7	6	5	4	3	2	1	0	Default
	0	0	ERRn						00 _H

Field	Bits	Type	Description
ERRn	5:0	r	Warning Diagnosis of Channel n
n = 6 to 1			0 _B (default) No failure 1 _B Over temperature counter > 0



9.7 SPI Configuration Registers

The following table provides an overview on the registers available and the available addressing space.

Table 15 Register Overview

Register name	Register Bank	Address	SWCR. SWR bit	Content		
OUT	0	(na)	0	Output configuration		
OUT	0	(na)	1	Input status		
SWCR	1	00	(na)	Swap configuration		
LGCR	1	01	0	LED mode configuration		
LGCR	1	01	1	Gate Back Regulation configuration		
HWCR	1	10	(na)	Hardware configuration		
DCR	1	11	(na)	Diagnostic configuration		

9.7.1 Output Configuration Register

SWCR.SWR = 0													
Bit	7	6	5	4	3	2	1	0					
Name	$\frac{W}{R} = 1$	RB	5	4	3	2	1	0	Default				
OUT	W/R	0	OUT.OUTn						80 _H				

9.7.2 Input Status Register

SWCR.SWR = 1													
Bit	7	6	5	4	3	2	1	0					
Name	$\frac{W}{R} = 1$	RB	5	4	3	2	1	0	Default				
OUT	R	0	LHI	1	OUT.INSTn	1			90 _H				

9.7.3 Swap Configuration Register

Bit	7	6	5	4	3	2	1	0	Default
Name	$\frac{W}{R} = 1$	RB	AD	DR	3	2	1	0	
SWCR	W/R	1	00		SWCR.SWR	1	0	0	C4 _H



9.7.4 LED Mode Configuration Register

SWCR.SWR = 0												
Name	$\frac{W}{R} = 1$	RB	ADDR	3	2	1	0	Default				
LGCR	W/R	1	01	LGCR.LEDn			0	D0 _H				

9.7.5 Gate Back Regulation Register

SWCR.SWI	SWCR.SWR = 1													
Name	$\frac{W}{R} = 1$	RB	ADDR	3	2	1	0	Default						
LGCR	W/R	1	01	LGCR.GBRn			0	DE _H						

9.7.6 Hardware Configuration Register

Name	$\frac{\mathbf{W}}{\mathbf{R}} = 0$	RB	ADDR	3	2	1	0	Default
HWCR	R	1	10	HWCR.RCR	HWCR.COL	HWCR.STB	0	E2 _H
	W	1	10	HWCR.RCR	HWCR.COL	HWCR.RST	HWCR.CTC	-



9.7.7 Diagnosis Control Register

Name	$\frac{W}{R} = 1$	RB	ADDR	3	2	1	0	Default
DCR	R	1	11	DCR.SBM	DCR.MUX			F7 _H
	W	1	11	0	DCR.MUX			-

9.7.8 Configuration Register Bit Overview

Field Bits		Type	Description		
RB	6	rw	Register Bank 0 _B (default) Read / write to OUT register 1 _B Read / write to other registers		
OUT.OUTn n = 6 to 1	5:0	rw	Output Control Register of Channel n 0 _B (default) channel is OFF 1 _B Channel is ON		
OUT.INSTn n = 4 to 1	3:0	r	Input Status Monitor Channel n 0 _B (default) Input signal is "low" 1 _B Input signal is "high"		
LGCR.LEDn n = 4 to 2	3:1	rw	Set LED Mode for Channel n 0 _B (default) Channel n is in bulb mode 1 _B Channel n is in LED mode		
LGCR.GBRn n = 4 to 2	3:1	rw	Gate Back Regulation for Channel n 0 _B Gate back regulation for Channel n is forced OFF 1 _B (default) Gate back regulation for Channel n is active		
HWCR.CTC	0	w	Clear Thermal Counter 0 _B (default) Thermal latches are untouched 1 _B Command: Clear all thermal latches		
HWCR.RST	1	w	Reset Command 0 _B (default) Normal operation 1 _B Execute reset command		
HWCR.STB	1	r	Standby Mode 0 _B Device is awake 1 _B (default) Device is in Standby mode		
HWCR.COL	2	rw	Input Combinatorial Logic Configuration 0 _B (default) Input signal OR-combined with according our register bit 1 _B Input signal AND-combined with according our register bit		
HWCR.RCR	3	rw	$ \begin{array}{lll} \textbf{Retry Counter Reset} \\ \textbf{0}_{\text{B}} & \text{(default) Retry Counter is reset only for } \textbf{HWCR.CTC} = 1 \text{ (and } V_{\text{DD}} \text{ reset)} \\ \textbf{1}_{\text{B}} & \text{Retry Counter is reset for every IN-pin or } \textbf{out.outn} \text{ "high" to "low"} \\ & \text{transition for } n_{\text{retry}} < n_{\text{retry,max}} \text{ and also for } \textbf{HWCR.CTC} = 1 \text{ (and } V_{\text{DD}} \text{ reset)} \\ \end{array} $		



Field	Bits	Туре	Description
SWCR.SWR	1	rw	Switch Register 0 _B (default) OUT. OUTn and LGCR. LEDn can be written and read 1 _B OUT. INSTn can be read and LGCR. GBRn can be written and read
DCR.SBM	3	r	Switch Bypass Monitor ²⁾ $0_{\rm B} V_{\rm DS} < V_{\rm DS(SB)}$ $1_{\rm B} V_{\rm DS} > V_{\rm DS(SB)}$
DCR.MUX	2:0	rw	Set Current Sense Multiplexer Configuration in OFF-state 000 _B IS pin is high impedance 001 _B IS pin is high impedance 010 _B IS pin is high impedance 011 _B IS pin is high impedance 100 _B IS pin is high impedance 101 _B IS pin is high impedance 111 _B IS pin is high impedance 111 _B Stand-by mode (IS pin is high impedance) Set Multiplexer Configuration in ON-state 000 _B Current sense of channel 1 is routed to IS pin 001 _B Current sense of channel 2 is routed to IS pin 010 _B Current sense of channel 4 is routed to IS pin 100 _B Current sense of channel 5 is routed to IS pin 100 _B Current sense of channel 5 is routed to IS pin 100 _B Current sense of channel 6 is routed to IS pin 101 _B Current sense of channel 6 is routed to IS pin 101 _B IS pin is high impedance 111 _B Stand-by mode (IS pin is high impedance))

¹⁾ In Limp Home Mode (LHI pin set to "high") the combinatorial logic is switched to OR-mode.

²⁾ The switch bypass monitor compares the threshold $V_{\rm DS(SB)}$ with the voltage $V_{\rm DS}$ across the power transistor of that channel which is selected by the current sense multiplexer (${\tt DCR.MUX}$).



Application Description

10 Application Description

The following figure describes a typical operating circuit. It shall not be considered as a warranty of a certain functionality, condition or quality of the device. The **Table 16** shows suggested component values and purposes.




Figure 36 Application Circuit Example



Application Description

Table 16 Suggested Component Values

Reference	Value	Purpose
R_{VDD}	500 Ω	Device logic protection (Size 1206 recommended)
$\overline{R_{IN}}$	8 kΩ	Protection of the μC during overvoltage, reverse polarity and loss of ground
R ₁	4.7 kΩ	Protection resistor for overvoltage, reverse polarity and loss of ground. Value to be tuned with µC specification
$\overline{R_{IS}}$	2.7 kΩ	Sense resistor
R _{ADC}	1 kΩ	μC-ADC voltage spikes filtering
R _{CS}	3.9 kΩ	Protection of the μC during overvoltage and reverse polarity
R _{SCLK}	3.9 kΩ	Protection of the μC during overvoltage and reverse polarity
R_{SO}	3.9 kΩ	Protection of the μC during overvoltage and reverse polarity
R_{SI}	3.9 kΩ	Protection of the μC during overvoltage and reverse polarity
R_{LHI}	8 kΩ	Protection of the μC during overvoltage and reverse polarity
$\overline{C_{ADC}}$	1 nF	μC-ADC voltage spikes filtering
C _{VDD}	100 nF	Logic supply voltage spikes filtering
$\overline{C_{VS1}}$	68 nF	Battery voltage spikes filtering
$\overline{C_{VS2}}$	100 nF	Battery voltage spikes filtering
C _{OUT}	10 nF	For improved electromagnetic compatibility (EMC)
$\overline{C_{GND}}$	8.2 nF	Ground voltage spikes filtering (optional for improved robustness against battery voltage transients)
R_{GND}	100 Ω	Ground voltage spikes filtering (optional for improved robustness against battery voltage transients)
R _{REC}	1 kΩ	Ground voltage recycling path (optional for providing a recycle path in case of loss of Battery)
$\overline{Z_1}$	7 V	Protection of μC during overvoltage. Zener diode
$\overline{Z_2}$	P6SMB30	Protection of device during overvoltage. Zener diode
D_{GND}	BAS70	Protection of device during reverse polarity. Schottky diode

Package Outlines BTS56033-LBB

11 Package Outlines BTS56033-LBB




Figure 37 TSON-24-7 Package drawing



Package Outlines BTS56033-LBB




Figure 38 TSON-24 Package pads and stencil

Green Product (RoHS Compliant)

To meet the world-wide customer requirements for environmentally friendly products and to be compliant with government regulations the device is available as a green product. Green products are RoHS-Compliant (i.e Pb-free finish on leads and suitable for Pb-free soldering according to IPC/JEDEC J-STD-020).

Note: You can find all of our packages, sorts of packing and others in our Infineon Internet Page "Products": http://www.infineon.com/products.

Edition 2016-10-10

Published by Infineon Technologies AG 81726 Munich, Germany © 2016 Infineon Technologies AG All Rights Reserved.

Legal Disclaimer

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation, warranties of non-infringement of intellectual property rights of any third party.

Legal Disclaimer for short-circuit capability

Infineon disclaims any warranties and liabilities, whether expressed nor implied, for any short-circuit failures below the threshold limit.

Information

For further information on technology, delivery terms and conditions and prices, please contact the nearest Infineon Technologies Office (www.infineon.com).

Warnings

Due to technical requirements, components may contain dangerous substances. For information on the types in question, please contact the nearest Infineon Technologies Office.

Infineon Technologies components may be used in life-support devices or systems only with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.