74LVT14

3.3 V hex inverter Schmitt trigger

Rev. 02 — 25 April 2008

Product data sheet

1. General description

The 74LVT14 is a high-performance BiCMOS product designed for V_{CC} operation at 3.3 V. It is capable of transforming slowly changing input signals into sharply defined, jitter free output signals. In addition, it has a greater noise margin than conventional inverters.

Each circuit contains a Schmitt trigger followed by a Darlington level shifter and a phase splitter driving a TTL totem-pole output. The Schmitt trigger uses positive feedback to effectively speed-up slow input transitions, and provide different input threshold voltages for positive-going and negative-going inputs. The threshold differential (typically 600 mV) is determined internally by resistor ratios and is insensitive to temperature and supply voltage variations.

2. Features

- Different positive and negative going input threshold voltages
- Tolerant of slow input transitions
- High noise immunity
- TTL input and output switching levels
- Output capability: +32 mA/–20 mA
- Latch-up protection exceeds 500 mA per JESD78 class II level A
- ESD protection:
 - ◆ HBM JESD22-A114E exceeds 2000 V
 - ◆ MM JESD22-A115-A exceeds 200 V

3. Ordering information


Table 1. Ordering information

Type number	Package	Package									
	Temperature range	Name	Description	Version							
74LVT14D	–40 °C to +85 °C	SO14	plastic small outline package; 14 leads; body width 7.5 mm	SOT108-1							
74LVT14DB	–40 °C to +85 °C	SSOP14	plastic shrink small outline package; 14 leads; body width 5.3 mm	SOT337-1							
74LVT14PW	–40 °C to +85 °C	TSSOP14	plastic thin shrink small outline package; 14 leads; body width 4.4 mm	SOT402-1							
74LVT14BQ	–40 °C to +85 °C	DHVQFN14	plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads; 14 terminals; body $2.5\times4.5\times0.85$ mm	SOT762-1							




3.3 V hex inverter Schmitt trigger

4. Functional diagram



5. Pinning information

5.1 Pinning



© NXP B.V. 2008. All rights reserved.

3.3 V hex inverter Schmitt trigger

5.2 Pin description

Table 2. Pin description

Symbol	Pin	Description
1A to 6A	1, 3, 5, 9, 11, 13	data input
1Y to 6Y	2, 4, 6, 8, 10, 12	data output
GND	7	ground (0 V)
V_{CC}	14	positive supply voltage

6. Functional description

Table 3. Function selection

Inputs	Output
nA	nY
L	Н
Н	L

^[1] H = HIGH voltage level;L = LOW voltage level.

7. Limiting values

Table 4. Limiting values [1]

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Max	Unit
V_{CC}	supply voltage		-0.5	+4.6	V
VI	input voltage		<u>[2]</u> –0.5	+7.0	V
Vo	output voltage	output in OFF or HIGH state	<u>[2]</u> –0.5	+7.0	V
I _{IK}	input clamping current	V _I < 0 V	-50	-	mA
I _{OK}	output clamping current	V _O < 0 V	-50	-	mA
Io	output current	output in LOW state	-	64	mA
		output in HIGH state	-32	-	mA
T _{stg}	storage temperature		-65	+150	°C
T _j	junction temperature			+150	°C
P _{tot}	total power dissipation	T_{amb} = -40 °C to +85 °C	<u>[3]</u>	500	mW

^[1] The performance capability of a high-performance integrated circuit in conjunction with its thermal environment can create junction temperatures which are detrimental to reliability. The maximum junction temperature of this integrated circuit should not exceed 150 °C.

^[2] The input and output negative voltage ratings may be exceeded if the input and output clamp current ratings are observed.

^[3] For SO14 packages: above 70 °C derate linearly with 8 mW/K.
For SSOP14 and TSSOP14 packages: above 60 °C derate linearly with 5.5 mW/K.
For DHVQFN14 packages: above 60 °C derate linearly with 4.5 mW/K.

3.3 V hex inverter Schmitt trigger

8. Recommended operating conditions

Table 5. Recommended operating conditions

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V_{CC}	supply voltage		2.7	-	3.6	V
V_{I}	input voltage		0	-	5.5	V
I _{OH}	HIGH-level output current		-20	-	-	mA
I_{OL}	LOW-level output current		-	-	32	mA
T_{amb}	ambient temperature	in free air	-40	-	+85	°C
$\Delta t/\Delta V$	input transition rise and fall rate	output enabled	0	-	10	ns/V

9. Static characteristics

Table 6. Static characteristics

At recommended operating conditions. Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	–40 °0	–40 °C to +85 °C			
			Min	Typ[1]	Max		
V_{T+}	positive-going threshold voltage	V _{CC} = 3.3 V; see Figure 7	1.5	1.7	2.0	V	
V_{T-}	negative-going threshold voltage	V _{CC} = 3.3 V; see Figure 7	0.9	1.1	1.3	V	
V_{H}	hysteresis voltage	V _{CC} = 3.3 V; see Figure 7	0.4	0.6	-	V	
V_{IK}	input clamping voltage	$V_{CC} = 2.7 \text{ V}; I_{IK} = -18 \text{ mA}$	-1.2	-	-	V	
V_{IH}	HIGH-level input voltage		2.0	-	-	V	
V_{IL}	LOW-level input voltage		-	-	8.0		
V_{OH}	HIGH-level output voltage	V_{CC} = 2.7 V to 3.6 V; I_{OH} = -100 μA	$V_{CC}-0.2$	-	-	V	
		$V_{CC} = 2.7 \text{ V}; I_{OH} = -6 \text{ mA}$	2.4	-	-	V	
		$V_{CC} = 3.0 \text{ V}; I_{OH} = -20 \text{ mA}$	2.0	-	-	V	
V_{OL}	LOW-level output voltage	$V_{CC} = 2.7 \text{ V}; I_{OL} = 100 \mu\text{A}$	-	-	0.2	V	
		V _{CC} = 2.7 V; I _{OL} = 24 mA	-	-	0.5	V	
		$V_{CC} = 3.0 \text{ V}; I_{OL} = 32 \text{ mA}$	-	-	0.5	V	
I _I	input leakage current	$V_{CC} = 0 \text{ V or } 3.6 \text{ V; } V_I = 5.5 \text{ V}$	-	-	10	μΑ	
		$V_{CC} = 3.6 \text{ V}; V_I = V_{CC} \text{ or GND}$	-	-	±1	μΑ	
I _{OFF}	power-off leakage current	$V_{CC} = 0 \text{ V}$; $V_I \text{ or } V_O = 0 \text{ V to } 4.5 \text{ V}$	-	-	±100	μΑ	
I _{CC}	supply current	V_{CC} = 3.6 V; V_I = GND or V_{CC} ; I_O = 0 A					
		outputs HIGH	-	-	0.02	mΑ	
		outputs LOW	-	1.5	3	mΑ	
Δl _{CC}	additional supply current	per input pin; $V_{CC} = 3.0 \text{ V}$ to 3.6 V; one input = $V_{CC} - 0.6 \text{ V}$ other inputs at V_{CC} or GND	[2] -	-	0.2	mA	
Cı	input capacitance	$V_1 = 0 \text{ V or } 3.0 \text{ V}$	-	3	-	рF	

^[1] All typical values are measured at V_{CC} = 3.3 V (unless stated otherwise) and T_{amb} = 25 °C.

^[2] This is the increase in the supply current for each input at the specified voltage level other than V_{CC} or GND.

3.3 V hex inverter Schmitt trigger

10. Dynamic characteristics


Table 7. Dynamic characteristics


Voltages are referenced to GND (ground = 0 V). For test circuit see Figure 8.

Symbol	Parameter	Conditions	-	-40 °C to +85 °C			
			Mir	Typ[1]	Max		
t _{PLH} L	LOW to HIGH propagation delay	nA to nY	,	·			
		$V_{CC} = 2.7 \text{ V}$	-	-	6.9	ns	
		$V_{CC} = 3.3 \text{ V} + 0.3 \text{ V}$	1.0	3.8	5.7	ns	
t _{PHL}	HIGH to LOW propagation delay	nA to nY					
		$V_{CC} = 2.7 \text{ V}$	-	-	4.1	ns	
		$V_{CC} = 3.3 \text{ V} + 0.3 \text{ V}$	1.0	3.2	4.5	ns	

^[1] Typical values are measured at T_{amb} = 25 °C and V_{CC} = 3.3 V.

11. Waveforms






74LVT14_2 © NXP B.V. 2008. All rights reserved.

3.3 V hex inverter Schmitt trigger

Table 8. Measurement points

V _{CC}	Input	Output
	V _M	V _M
2.7 V to 3.6 V	1.5 V	1.5 V



Test data is given in given in Table 9.

Definitions for test circuit:

R_L = Load resistance;

C_L = Load capacitance including jig and probe capacitance;

 R_T = Termination resistance should be equal to output impedance Z_o of the pulse generator.

Fig 8. Load circuitry for switching times

Table 9. Test data


Supply	Input pulse requ	uirements	Load			
V _{CC}	V _I	Repetition rate	R _L	CL		
2.7 V to 3.3 V	2.7 V	≤ 10 MHz	500 ns	≤ 2.5 ns	500 Ω	50 pF

3.3 V hex inverter Schmitt trigger

12. Package outline

SO14: plastic small outline package; 14 leads; body width 3.9 mm

SOT108-1



Note

1. Plastic or metal protrusions of 0.15 mm (0.006 inch) maximum per side are not included.


OUTLINE		REFER	ENCES	EUROPEAN	ICCUE DATE		
VERSION	IEC	JEDEC	JEITA		PROJECTION	ISSUE DATE	
SOT108-1	076E06	MS-012				99-12-27 03-02-19	

Fig 9. Package outline SOT108-1 (SO14)

74LVT14_2 © NXP B.V. 2008. All rights reserved.

SSOP14: plastic shrink small outline package; 14 leads; body width 5.3 mm

SOT337-1



UNIT	A max.	A ₁	A ₂	A ₃	bp	C	D ⁽¹⁾	E ⁽¹⁾	е	HE	L	Lp	Q	v	w	у	Z ⁽¹⁾	θ
mm	2	0.21 0.05	1.80 1.65	0.25	0.38 0.25	0.20 0.09	6.4 6.0	5.4 5.2	0.65	7.9 7.6	1.25	1.03 0.63	0.9 0.7	0.2	0.13	0.1	1.4 0.9	8° 0°

Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.


OUTLINE		REFER	EUROPEAN	ISSUE DATE			
VERSION	IEC	JEDEC	JEITA		PROJECTION	ISSUE DATE	
SOT337-1		MO-150				99-12-27 03-02-19	

Fig 10. Package outline SOT337-1 (SSOP14)

74LVT14_2 © NXP B.V. 2008. All rights reserved.

TSSOP14: plastic thin shrink small outline package; 14 leads; body width 4.4 mm

SOT402-1



UNIT	A max.	A ₁	A ₂	A ₃	bp	С	D ⁽¹⁾	E ⁽²⁾	е	HE	L	Lp	Q	v	w	у	Z ⁽¹⁾	θ
mm	1.1	0.15 0.05	0.95 0.80	0.25	0.30 0.19	0.2 0.1	5.1 4.9	4.5 4.3	0.65	6.6 6.2	1	0.75 0.50	0.4 0.3	0.2	0.13	0.1	0.72 0.38	8° 0°

- 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
- 2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

OUTLINE		REFER	EUROPEAN	ISSUE DATE			
VERSION	IEC	JEDEC	JEITA		PROJECTION	ISSUE DATE	
SOT402-1		MO-153				-99-12-27- 03-02-18	

Fig 11. Package outline SOT402-1 (TSSOP14)

© NXP B.V. 2008. All rights reserved.

DHVQFN14: plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads; 14 terminals; body 2.5 x 3 x 0.85 mm SOT762-1




Fig 12. Package outline SOT762-1 (DHVQFN14)

74LVT14_2 © NXP B.V. 2008. All rights reserved.

3.3 V hex inverter Schmitt trigger

13. Abbreviations

Table 10. Abbreviations

Acronym	Description
BiCMOS	Integrated Bipolar junction transistors and CMOS
DUT	Device Under Test
ESD	ElectroStatic Discharge
HBM	Human Body Model
TTL	Transistor-Transistor Logic

14. Revision history

Table 11. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes				
74LVT14_2	20080425	Product data sheet	-	74LVT14_1				
Modifications:	 The format of this data sheet has been redesigned to comply with the new identity guidelines of NXP Semiconductors. 							
 Legal texts have been adapted to the new company name where appropriate. 								
	 Quick referer 	nce section removed.						
	 DHVQFN14 package added to <u>Section 3 "Ordering information"</u> and <u>Section 12 "Package outline"</u>. 							
	• Section 13 "A	Abbreviations" added.						
74LVT14_1	19960828	Product specification	-	-				

3.3 V hex inverter Schmitt trigger

15. Legal information

15.1 Data sheet status

Document status[1][2]	Product status[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- [1] Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions"
- [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

15.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

15.3 Disclaimers

General — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or

malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) may cause permanent damage to the device. Limiting values are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability.

Terms and conditions of sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by NXP Semiconductors. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

15.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

16. Contact information

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: salesaddresses@nxp.com

% NXP B.V. 2008. All rights reserved.

3.3 V hex inverter Schmitt trigger

17. Contents

1	General description 1
2	Features
3	Ordering information
4	Functional diagram 2
5	Pinning information 2
5.1	Pinning
5.2	Pin description
6	Functional description 3
7	Limiting values 3
8	Recommended operating conditions 4
9	Static characteristics 4
10	Dynamic characteristics 5
11	Waveforms
12	Package outline
13	Abbreviations11
14	Revision history
15	Legal information12
15.1	Data sheet status
15.2	Definitions
15.3	Disclaimers
15.4	Trademarks12
16	Contact information 12
17	Contents

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.



Document identifier: 74LVT14_2

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

NXP:

74LVT14DB-T 74LVT14D