



OPA4650

DEMO BOARD AVAILABLE

Wideband, Low Power, Quad Voltage Feedback OPERATIONAL AMPLIFIER

FEATURES

- LOW POWER: 50mW/channel
- UNITY GAIN STABLE BANDWIDTH: 360MHz
- FAST SETTLING TIME: 20ns to 0.01%
- LOW INPUT BIAS CURRENT: 5μA
- DIFFERENTIAL GAIN/PHASE ERROR: 0.01%/0.025°
- 14-PIN DIP and SO-14 SURFACE MOUNT PACKAGES AVAILABLE

APPLICATIONS


- HIGH RESOLUTION VIDEO
- MONITOR PREAMPLIFIER
- CCD IMAGING AMPLIFIER
- ULTRASOUND SIGNAL PROCESSING
- ADC/DAC BUFFER AMPLIFIER
- ACTIVE FILTERS

DESCRIPTION

The OPA4650 is a quad, low power, wideband voltage feedback operational amplifier. It features a high bandwidth of 360MHz as well as a 12-bit settling time of only 20ns. The low input bias current allows its use in high speed integrator applications, while the wide bandwidth and true differential input stage make it suitable for use in a variety of active filter applications. Its low distortion gives exceptional performance for telecommunications, medical imaging and video applications.

The OPA4650 is internally compensated for unity-gain stability. This amplifier has a fully symmetrical differential input due to its "classical" operational amplifier circuit architecture. Its unusual combination of speed, accuracy and low power make it an outstanding choice for many portable, multi-channel and other high speed applications, where power is at a premium.

The OPA4650 is also available in single (OPA650) and dual (OPA2650) configurations.



International Airport Industrial Park • Mailing Address: PO Box 11400, Tucson, AZ 85734 • Street Address: 6730 S. Tucson Blvd., Tucson, AZ 85706 • Tel: (520) 746-1111 • Twx: 910-952-1111
Internet: http://www.burr-brown.com/ • FAXLine: (800) 548-6133 (US/Canada Only) • Cable: BBRCORP • Telex: 066-6491 • FAX: (520) 889-1510 • Immediate Product Info: (800) 548-6132

1 of 4 Channels

SPECIFICATIONS

At T_A = +25°C, V_S = ±5V, R_L = 100 Ω , and R_{FB} = 402 Ω , unless otherwise noted. R_{FB} = 25 Ω for a gain of +1.

FREQUENCY RESPONSE Closed-Loop Bandwidth 1				OPA4650P, U		
Closed-Loop Bandwidth* G = +1	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
G = +2 120 MeHz G = +15 36 Metz G = +16 36 Metz G = +17 36 Metz Slaw Rate(FREQUENCY RESPONSE					
G = +5	Closed-Loop Bandwidth(1)					
Gain Bandwidth Product Gain Bandwidth Product Gain Pandwidth Product Gain Pandwidth Gain Pandwidt						
Gar Bandwith Product Gar = 41, 2V Step 160 MHz Vijia Viji						
Over Specified Temperature Risk Time 0.2V Step 1 Vijas ns rs rs ns rs rs ns rs rs ns rs rs <td< td=""><td>Gain Bandwidth Product</td><td>0 = 110</td><td></td><td></td><td></td><td></td></td<>	Gain Bandwidth Product	0 = 110				
Rise Time	Slew Rate ⁽²⁾	G = +1, 2V Step				V/µs
Fall Time		· '				
Settling Time 0.01% G = +1, 2V Stap 10.3 ns 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 10.5 1						•
Spurious Free Dynamic Range G = +1, 2V Step G = +1, 2V Step G = +1, 2V Step G = +1, 12V Step G = +1, 12V Step G = +1, 15 do MHz, V ₀ = 20 y-p Rs G = 40 do MHz, V ₀ = 20 y-p Rs G = 40 do MHz, V ₀ = 20 y-p Rs G = 40 do MHz, V ₀ = 20 y-p Rs G = 40 do MHz, V ₀ = 20 y-p Rs G = 40 do MHz, V ₀ = 1500 G = 40 do MHz G = 40 do MH						
1% Separation						•
Spurious Free Dynamic Range G = +1, f = 5.0 MHz, V ₀ = 2/P-p R ₁ = 100Ω R ₁ = 402Ω 74 dBc						•
R _c = 100Ω 68 dBc dBc dBc GBc GB				7.5		113
Differential Gain G = +2, NTSC, V ₀ = 1.4Vp, R ₁ = 150Ω 0.015 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025	.,			68		dBc
Differential Gain G = +2, NTSC, V ₀ = 1.4Vp, R ₁ = 150Ω 0.015 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025 0.025		$R_1 = 402\Omega$		74		dBc
Dillerential Phases G = +2, NTSC, V _Q = 1.4V _P , R ₁ = 150Ω Costatisk Crosstalsk Crosstalsk Input Referred, 5MHz, all hostile G = 42 21 MHz Crosstalsk Input Referred, 5MHz, all hostile G = 63 dB dB Crosstalsk Input Referred, 5MHz, Channel-to-Channel G = 63 dB dB Crosstalsk Input Referred, 5MHz, Channel-to-Channel G = 63 dB dB GB GB GB GB GB GB	Differential Gain			0.01		%
Bandwidth for 0.1dB Fishness G = +2 21 MHz Crosstalk Input Referred, 5MHz, all hostile -63 dB dB dB dB dB dB dB d						•
Crosstalk Input Referred, 5MHz, all hostile -63 dB OFFSET VOLTAGE Input Referred, 5MHz, Channel-to-Channel -66 dB OFFSET VOLTAGE Input Offset Votage 11 15.5 mV Average Drift (-Va)						
OFFSET VOLTAGE Input Offset Voltage Average Drift Power Supply Rejection (+V ₂) ±1 (V _S) = 4.5V to 5.5V ±1 60 76 76 MV μV/C Over Tomperature Input Bias Current Over Temperature Noise Density, 1 = 100Hz V _{CM} = 0V 5 20 μA 1.0 NIPUT NOISE Input Offset Current Over Temperature V _{CM} = 0V 0.5 1.0 μA 1.0 NIPUT NOISE Input Voltage Noise Noise Density, 1 = 100Hz 1 = 1MHz 1 = 1MHz		Input Referred, 5MHz, all hostile				
Input Offset Voltage		Input Referred, 5MHz, Channel-to-Channel		-66		dB
Power Supply Rejection (\(\frac{1}{V_0}\) \(V_0\) = 4.5\) to 5.5\) 60 76 dB dB dB dB dB dB dB d					±5.5	
NPUT BIAS CURRENT Note Page Note		IV 1 = 45V to 55V	60			
INPUT BIAS CURRENT VCM = 0V 5 20		V _S = 4.5V tO 5.5V			1	
Input Bias Current			47	32		UB UB
Over Temperature input Offset Current Over Temperature in Over Temperatu		V - 0V		5	20	
Input Offset Current Over Temperature		v _{CM} = ov		3		
Over Temperature		$V_{CM} = 0V$		0.5		
Input Voltage Noise Noise Density, i = 100Hz		T CIM ST		0.0		
Input Voltage Noise Noise Density, i = 100Hz	INPUT NOISE					
1 = 10kHz	Input Voltage Noise					
f = 1MHz f = 1MHz to 100MHz 8.4						
f = 1MHz to 100MHz						
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $						
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$						
$ \begin{array}{c} \text{Current Noise Pigure (NF)} \\ \text{Noise Figure (NF)} \\ \\ \text{R}_{S} = 10 \text{k}\Omega \\ \\ \text{R}_{S} = 50 \Omega \\ \\ \\ \text{Common-Mode Input Range} \\ \text{Over Specified Temperature} \\ \text{Common-Mode Rejection} \\ \\ \\ \text{Common-Mode Rejection} \\ \\ \\ \text{V}_{CM} = \pm 0.5 \text{V} \\ \\ \\ \text{Common-Mode} \\ \\ \\ \text{Differential} \\ \\ \text{Common-Mode} \\ \\ \text{Differential} \\ \\ \text{Common-Mode} \\ \\ \text{Differential} \\ \\ \text{Common-Mode} \\ \\ \text{Dept-Loop Valtage Gain} \\ \text{Over Specified Temperature} \\ \text{Over Specified Temperature} \\ \text{V}_{O} = \pm 2 \text{V}, R_{L} = 100 \Omega \\ \text{V}_{O} = \pm 2 \text{V}, R_{L} = 100 \Omega \\ \text{V}_{O} = \pm 2 \text{V}, R_{L} = 100 \Omega \\ \text{V}_{O} = \pm 2 \text{V}, R_{L} = 100 \Omega \\ \text{OUPUT} \\ \text{Voltage Output} \\ \text{Over Specified Temperature} \\ \text{Voer Specified Temperature} \\ \text{No Load} \\ \text{R}_{L} = 250 \Omega \\ \text{R}_{L} = 100 \Omega \\ \text{Cutput Current, Sourcing} \\ \text{Over Temperature Range} \\ \text{Output Current, Sourcing} \\ \text{Over Temperature Range} \\ \text{Output Current, Sinking} \\ \text{Over Temperature Range} \\ \text{Output Current, Sinking} \\ \text{Over Temperature Range} \\ \text{Output Resistance} \\ \text{Output Resistance} \\ \text{O.1MHz, G} = +1 \\ \text{O.08} \\ \text{P} \\ \text{Over Specified Temperature} \\ \text{All Channels} \\ \text{± 4.5} \\ \text{± 2.2} \\ \text{± 2.5} \\ \text{V} \\ \text{V} \\ \text{± 2.5} \\ \text{V} \\ \text{V} \\ \text{V} \\ \text{$CCW} \\ \text{$W$} \\ \text{$CW$} \\ \text{$W$} $				84		μVр-р
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$				1.2		nΔ /√ Hz
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$				1.2		pA/ VIIZ
NPUT VOLTAGE RANGE Common-Mode Input Range ±2.8 V V V V V V V V V	Tiolog Tigute (Tit)	$R_S = 10k\Omega$		4.0		dBm
Common-Mode Input Range Over Specified Temperature Common-Mode Rejection ±2.2 65 y 90 ±2.8 4B V V V B INPUT IMPEDANCE Differential Common-Mode 15 1 16 1 kΩ pF MΩ pF OPEN-LOOP GAIN Open-Loop Voltage Gain Over Specified Temperature V ₀ = ±2V, R _L = 100Ω 45 51 dB OUTPUT Voltage Output Over Specified Temperature No Load ±2.2 2 ±3.0 ±3.0 43 V Output Current, Sourcing Over Temperature Range no Load ±2.2 2 ±2.5 2 ±2.5 V Output Current, Sourcing Over Temperature Range no description ±2.0 65 ±2.2 2 ±2.5 V Output Current, Sinking Over Temperature Range 65 85 mA Over Temperature Range 65 85 mA Not-Circuit Current Over Superstance 0.1MHz, G = +1 0.08 Ω POWER SUPPLY Specified Operating Voltage Quiescent Current Over Specified Temperature All Channels ±4.5 ±5.5 5 V TEMPERATURE RANGE Specification: P, U -40 +85 °C Thermal Resistance, θ _{IA} -40 +85 °C		$R_S = 50\Omega$		19.5		dBm
Common-Mode Input Range Over Specified Temperature Common-Mode Rejection ±2.2 65 y 90 ±2.8 4B V V V B INPUT IMPEDANCE Differential Common-Mode 15 1 16 1 kΩ pF MΩ pF OPEN-LOOP GAIN Open-Loop Voltage Gain Over Specified Temperature V ₀ = ±2V, R _L = 100Ω 45 51 dB OUTPUT Voltage Output Over Specified Temperature No Load ±2.2 2 ±3.0 ±3.0 43 V Output Current, Sourcing Over Temperature Range no Load ±2.2 2 ±2.5 2 ±2.5 V Output Current, Sourcing Over Temperature Range no description ±2.0 65 ±2.2 2 ±2.5 V Output Current, Sinking Over Temperature Range 65 85 mA Over Temperature Range 65 85 mA Not-Circuit Current Over Superstance 0.1MHz, G = +1 0.08 Ω POWER SUPPLY Specified Operating Voltage Quiescent Current Over Specified Temperature All Channels ±4.5 ±5.5 5 V TEMPERATURE RANGE Specification: P, U -40 +85 °C Thermal Resistance, θ _{IA} -40 +85 °C	INPUT VOLTAGE RANGE	,				
Common-Mode Rejection V _{CM} = ±0.5V 65 90 dB INPUT IMPEDANCE 15 1	Common-Mode Input Range			±2.8		V
$ \begin{array}{ c c c c } \hline \textbf{INPUT IMPEDANCE} \\ Differential \\ Common-Mode \\ \hline $						
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	Common-Mode Rejection	$V_{CM} = \pm 0.5 V$	65	90		dB
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	INPUT IMPEDANCE					
OPEN-LOOP GAIN V _O = ±2V, R _L = 100Ω 45 51 dB Over Specified Temperature $V_O = \pm 2V$, $R_L = 100Ω$ 43 51 dB OUTPUT Voltage Output Over Specified Temperature No Load ± 2.2 ± 3.0 V R _L = 250Ω ± 2.2 ± 2.5 V R _L = 100Ω ± 2.0 ± 2.3 V Output Current, Sourcing ± 2.0 ± 2.3 V Over Temperature Range ± 5 ± 5 ± 5 Output Current, Sinking ± 65 ± 5 ± 65						
$\begin{array}{cccccccccccccccccccccccccccccccccccc$				16 1		MΩ pF
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$		V 10V B 4000	45	54		40
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$			1	51		
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		$V_0 = \pm 2V, R_L = 10002$	43			dВ
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$						
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$		No Lood	±2.2	T3 0	1	W
Output Current, Sourcing R _L = 100Ω ±2.0 ±2.3 V Over Temperature Range 75 110 mA Output Current, Sinking 65 85 mA Over Temperature Range 35 mA Short-Circuit Current 150 mA Output Resistance 0.1MHz, G = +1 0.08 Ω POWER SUPPLY Specified Operating Voltage ±5 V Operating Voltage Range ±4.5 ±5.5 V Quiescent Current All Channels ±23 ±32 mA Over Specified Temperature ±35 mA mA TEMPERATURE RANGE Specification: P, U -40 +85 °C Thermal Resistance, θ _{JA} P 75 °C/W	Over Specified Temperature					1
Output Current, Sourcing Over Temperature Range Output Current, Sinking Over Temperature Range Over Temperature Range Over Temperature Range Short-Circuit Current Output Resistance O1.1MHz, $G = +1$ O1.1MHz,					1	1
Over Temperature Range Output Current, Sinking Over Temperature Range Short-Circuit Current Output Resistance 0.1MHz, $G = +1$ 0.08 POWER SUPPLY Specified Operating Voltage Operating Voltage Range Quiescent Current Over Specified Temperature TEMPERATURE RANGE Specification: P , U Thermal Resistance, θ_{JA} P P P The man Resistance 65 85 mA MA 0.65 85 mA MA 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08	Output Current Sourcing	K ^r = 10075			1	1
Output Current, Sinking 65 85 mA Over Temperature Range 35 150 mA Short-Circuit Current 0.08 Ω Output Resistance 0.1MHz, G = +1 0.08 Ω POWER SUPPLY Specified Operating Voltage ±5 V Operating Voltage Range ±4.5 ±5.5 V Quiescent Current All Channels ±23 ±32 mA Over Specified Temperature ±35 mA TEMPERATURE RANGE Specification: P, U -40 +85 °C Thermal Resistance, θ _{JA} P 75 °C/W				110	1	
Over Temperature Range 35 mA Short-Circuit Current 0.1MHz, G = +1 150 mA Output Resistance 0.1MHz, G = +1 0.08 Ω POWER SUPPLY Specified Operating Voltage ±5 V Operating Voltage Range ±4.5 ±5.5 V Quiescent Current All Channels ±23 ±32 mA Over Specified Temperature ±35 mA TEMPERATURE RANGE Specification: P, U -40 +85 °C Thermal Resistance, θ _{JA} P 75 °C/W				85	1	1
Short-Circuit Current Output Resistance $0.1 \text{MHz}, G = +1$ 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 0.08 $0.$						
POWER SUPPLY Specified Operating Voltage ±5 V Operating Voltage Range ±4.5 ±5.5 V Quiescent Current All Channels ±23 ±32 mA Over Specified Temperature ±35 mA TEMPERATURE RANGE Specification: P, U -40 +85 °C Thermal Resistance, θ _{JA} P 75 °CW	Short-Circuit Current					mA
Specified Operating Voltage ±5 V Operating Voltage Range ±4.5 ±5.5 V Quiescent Current ±23 ±32 mA Over Specified Temperature ±35 mA TEMPERATURE RANGE Specification: P, U -40 +85 °C Thermal Resistance, θ _{JA} P 75 °CW	<u>'</u>	0.1MHz, G = +1		0.08		Ω
Operating Voltage Range ±4.5 ±5.5 V Quiescent Current All Channels ±23 ±32 mA Over Specified Temperature ±35 mA TEMPERATURE RANGE Specification: P, U -40 +85 °C Thermal Resistance, θ _{JA} P 75 °C/W						
Quiescent Current Over Specified Temperature All Channels ±23 ±32 ±35 mA mA TEMPERATURE RANGE Specification: P, U Thermal Resistance, θ _{JA} P -40 +85 °C Thermal Resistance, θ _{JA} P 75 °C/W				±5		
Over Specified Temperature ± 35 mA TEMPERATURE RANGE Specification: P, U Thermal Resistance, $\theta_{\rm JA}$ P ± 35 °C °C ± 35 °C ± 35 °C ± 35 °C ± 35 °C °C ± 35 °C °C ± 35 °C °C ± 35 °C		All Channels	±4.5	400		1
TEMPERATURE RANGE Specification: P, U		All Channels		±23		
Specification: P, U	<u> </u>					111/5
Thermal Resistance, $\theta_{ m JA}$ P 75 °C/W			_40		185	°C
P °CW			_40		+00	1
		1		75		∘c.w
	Р					


NOTES: (1) Frequency response can be strongly influenced by PC board parasites. The OPA4650 is nominally compensated assuming 2pF parasitic load. The demonstration board, DEM-OPA465xP, shows a low parasitic layout for this part. (2) Slew rate is rate of change from 10% to 90% of output voltage step.



ABSOLUTE MAXIMUM RATINGS

Total Supply Voltage Across Device	11V
Internal Power Dissipation	See Thermal Considerations
Differential Input Voltage	±2.7V
Common-Mode Input Voltage Range	±V _S
Storage Temperature Range: P, U,	–40°C to +125°C
Lead Temperature (soldering, 10s)	+300°C
(soldering, SOIC 3s)	+260°C
Junction Temperature (T _J)	+175°C

PIN CONFIGURATION



PACKAGE INFORMATION

PRODUCT	PACKAGE	PACKAGE DRAWING NUMBER ⁽¹⁾
OPA4650U	SO-14 Surface Mount	235
OPA4650P	14-Pin Plastic DIP	010

NOTE: (1) For detailed drawing and dimension table, please see end of data sheet, or Appendix C of Burr-Brown IC Data Book.

ORDERING INFORMATION

PRODUCT	PACKAGE	TEMPERATURE RANGE
OPA4650U	SO-14 Surface Mount	-40°C to +85°C
OPA4650P	14-Pin Plastic DIP	-40°C to +85°C




Electrostatic discharge can cause damage ranging from performance degradation to complete device failure. Burr-Brown Corporation recommends that all integrated circuits be handled and stored using appropriate ESD protection methods.


ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet published specifications.





TYPICAL PERFORMANCE CURVES


At T $_{\rm A}$ = +25°C, V $_{\rm S}$ = ±5V, R $_{\rm L}$ = 100 Ω , and R $_{\rm FB}$ = 402 Ω , unless otherwise noted. R $_{\rm FB}$ = 25 Ω for a gain of +1.




















TYPICAL PERFORMANCE CURVES (CONT)


At T_A = +25°C, V_S = ±5V, R_L = 100 Ω , and R_{FB} = 402 Ω , unless otherwise noted. R_{FB} = 25 Ω for a gain of +1.


















TYPICAL PERFORMANCE CURVES (CONT)


At T_A = +25°C, V_S = ±5V, R_L = 100 Ω , and R_{FB} = 402 Ω , unless otherwise noted. R_{FB} = 25 Ω for a gain of +1.

















TYPICAL PERFORMANCE CURVES (CONT)

At T_A = +25°C, V_S = ± 5 V, R_L = 100 Ω , and R_FB = 402 Ω , unless otherwise noted. R_FB = 25 Ω for a gain of +1.



DISCUSSION OF PERFORMANCE

The OPA4650 is a quad low power, wideband voltage feedback operational amplifier. Each channel is internally compensated to provide unity gain stability. The OPA4650's voltage feedback architecture features true differential and fully symmetrical inputs. This minimizes offset errors, making the OPA4650 well suited for implementing filter and instrumentation designs. As a quad operational amplifier, OPA4650 is an ideal choice for designs requiring multiple channels where reduction of board space, power dissipation and cost are critical. Its ac performance is optimized to provide a gain bandwidth product of 160MHz and a fast 0.1% settling time of 10.3ns, which is an important consideration in high speed data conversion applications. Along with its excellent settling characteristics, the low dc input offset of ± 1 mV and drift of $\pm 3\mu$ V/°C support high accuracy requirements. In applications requiring a higher slew rate and wider bandwidth, such as video and high bit rate digital communications, consider the quad current feedback OPA4658.

CIRCUIT LAYOUT AND BASIC OPERATION

Achieving optimum performance with a high frequency amplifier like the OPA4650 requires careful attention to layout parasitics and selection of external components. Recommendations for PC board layout and component selection include:

- a) Minimize parasitic capacitance to any ac ground for all of the signal I/O pins. Parasitic capacitance on the output and inverting input pins can cause instability; on the non-inverting input it can react with the source impedance to cause unintentional bandlimiting. To reduce unwanted capacitance, a window around the signal I/O pins should be opened in all of the ground and power planes. Otherwise, ground and power planes should be unbroken elsewhere on the board.
- b) Minimize the distance (< 0.25") from the two power pins to high frequency $0.1\mu F$ decoupling capacitors. At the pins, the ground and power plane layout should not be in close proximity to the signal I/O pins. Avoid narrow power and ground traces to minimize inductance between the pins and the decoupling capacitors. Larger (2.2 μF to 6.8 μF) decoupling capacitors, effective at lower frequencies, should also be used. These may be placed somewhat farther from the device and may be shared among several devices in the same area of the PC board.
- c) Careful selection and placement of external components will preserve the high frequency performance of the OPA4650. Resistors should be a very low reactance type. Surface mount resistors work best and allow a tighter overall layout. Metal film or carbon composition axially-leaded resistors can also provide good high frequency performance. Again, keep their leads as short as possible. Never use wirewound type resistors in a high frequency application. Since the output pin and the inverting input pin are most sensitive to parasitic capacitance, always position the feedback and series output resistor, if any, as close as possible to

the package pins. Surface mount feedback resistors directly adjacent to the output and inverting input pins work well for the quad pinout. Other network components, such as non-inverting input termination resistors, should also be placed close to the package.

Even with a low parasitic capacitance shunting the resistor, excessively high resistor values can create significant time constants and degrade performance. Good metal film or surface mount resistors have approximately 0.2pF in shunt with the resistor. For resistor values $> 1.5k\Omega$, this adds a pole and/or zero below 500MHz that can affect circuit operation. Keep resistor values as low as possible consistent with output loading considerations. The 402Ω feedback used for the Typical Performance Plots is a good starting point for design. Note that a 25Ω feedback resistor, rather than a direct short, is suggested for a unity gain follower. This effectively reduces the Q of what would otherwise be a parasitic inductance (the feedback wire) into the parasitic capacitance at the inverting input.

d) Connections to other wideband devices on the board may be made with short direct traces or through on-board transmission lines. For short connections, consider the trace and the input to the next device as a lumped capacitive load. Relatively wide traces (50 to 100 mils) should be used, preferably with ground and power planes opened up around them. Estimate the total capacitive load and set $R_{\rm ISO}$ from the plot of recommended $R_{\rm ISO}$ vs capacitive load. Low parasitic loads may not need an $R_{\rm ISO}$ since the OPA4650 is nominally compensated to operate with a 2pF parasitic load.

If a long trace is required and the 6dB signal loss intrinsic to doubly terminated transmission lines is acceptable, implement a matched impedance transmission line using microstrip or stripline techniques (consult an ECL design handbook for microstrip and stripline layout techniques). A 50Ω environment is not necessary on board, and in fact a higher impedance environment will improve distortion as shown in the distortion vs load plot. With a characteristic impedance defined based on board material and desired trace dimensions, a matching series resistor into the trace from the output of the amplifier is used as well as a terminating shunt resistor at the input of the destination device. Remember also that the terminating impedance will be the parallel combination of the shunt resistor and the input impedance of the destination device; the total effective impedance should match the trace impedance. Multiple destination devices are best handled as separate transmission lines, each with their own series and shunt terminations.

If the 6dB attenuation loss of a doubly terminated line is unacceptable, a long trace can be series-terminated at the source end only. This will help isolate the line capacitance from the op amp output, but will not preserve signal integrity as well as a doubly terminated line. If the shunt impedance at the destination end is finite, there will be some signal attenuation due to the voltage divider formed by the series and shunt impedances.

e) Socketing a high speed part like the OPA4650 is not recommended. The additional lead length and pin-to-pin capacitance introduced by the socket creates an extremely troublesome parasitic network which can make it almost

impossible to achieve a smooth, stable response. Best results are obtained by soldering the part onto the board. If socketing for the DIP package is desired, high frequency flush mount pins (e.g., McKenzie Technology #710C) can give good results.

The OPA4650 is nominally specified for operation using ±5V power supplies. A 10% tolerance on the supplies, or an ECL –5.2V for the negative supply, is within the maximum specified total supply voltage of 11V. Higher supply voltages can break down internal junctions possibly leading to catastrophic failure. Single supply operation is possible as long as common mode voltage constraints are observed. The common mode input and output voltage specifications can be interpreted as a required headroom to the supply voltage. Observing this input and output headroom requirement will allow non-standard or single supply operation. Figure 1 shows one approach to single-supply operation.




FIGURE 1. Single Supply Operation.

OFFSET VOLTAGE ADJUSTMENT

One simple way to null the initial offset voltage while retaining the low offset drift of the OPA4650 is shown in Figure 2. The $20k\Omega$ potentiometer and the $47k\Omega$ series resistor R_{TRIM} create a small correction current which is summed into the inverting node. The $0.1\mu F$ capacitor keeps high-frequency power supply noise from coupling into the signal path. Although the initial offset will be nulled to zero with this technique, issues of temperature drift must also be considered. The additional resistor R_3 is shown matched to the parallel combination R_1 and R_2 (the R_{TRIM} path is assumed to be negligible in this calculation). This will eliminate the first-order offset drift due to input bias current leaving only the input offset current (I_{OS}) drift multiplied by the feedback resistor R_2 .

ESD PROTECTION

ESD damage has been a well recognized source of degradation for MOSFET type circuits, but any semiconductor device can be vulnerable to damage. This becomes more of an issue for very high speed processes like that used for the




FIGURE 2. Offset Voltage Trim.

OPA4650. ESD damage can cause subtle changes in amplifier input characteristics without necessarily destroying the device. In precision operational amplifiers, this may cause a noticeable degradation of offset voltage and drift. ESD handling precautions are strongly recommended when handling the OPA4650.

OUTPUT DRIVE CAPABILITY

The OPA4650 has been optimized to drive 75Ω and 100Ω resistive loads. The device can drive 1Vp-p into a 75Ω load. This high output drive capability makes the OPA4650 an ideal choice for a wide range of RF, IF and video applications. In many cases, additional buffer amplifiers are unnecessary.

Many demanding high speed applications, such as driving Analog-to-Digital converters, require op amps with low wideband output impedance. For example, low output impedance is essential when driving the signal-dependent capacitance at the input of a flash A/D converter. As shown in Figure 3, the OPA4650 maintains very low closed-loop output impedance over frequency. Closed-loop output impedance increases with frequency since loop gain is decreasing.




FIGURE 3. Small-Signal Output Impedance vs Frequency.



THERMAL CONSIDERATIONS

The OPA4650 will not require heatsinking under most operating conditions. Maximum desired junction temperature will limit the maximum allowed internal power dissipation as described below. In no case should the maximum junction temperature be allowed to exceed +175°C.

Operating junction temperature (T_J) is given by T_A + $P_D\theta_{IA}$. The total internal power dissipation (P_D) is a combination of the total quiescent power for all channels (P_{DO}) and the sum of the powers dissipated in each of the output stages (PDI) to deliver load power. Quiescent power is simply the specified no-load supply current times the total supply voltage across the part. PDL will depend on the required output signal and load but would, for a grounded resistive load, be at a maximum when the output is a fixed dc voltage equal to 1/2 of either supply voltage (assuming equal bipolar supplies). Under this condition, $P_{DL} = V_S^2/V_S$ (4•R_L) where R_L includes feedback network loading. Note that it is the power dissipated in the output stage and not in the load that determines internal power dissipation. As an example, compute the maximum T₁ for an OPA4650U at $A_V = +2$, $R_L = 100\Omega$, $R_{FB} = 402\Omega$, $\pm V_S = \pm 5V$, with all 4 outputs at $|V_S/2|$, and the specified maximum $T_A = +85$ °C. $P_D = 10V \cdot 35 \text{mA} + 4 \cdot (5^2)/(4 \cdot (100\Omega || 804\Omega)) = 631 \text{mW}.$ Maximum $T_1 = +85^{\circ}C + 0.641W \cdot 75^{\circ}C/W = 133^{\circ}C.$

DRIVING CAPACITIVE LOADS

The OPA4650's output stage has been optimized to drive low resistive loads. Capacitive loads will decrease phase margin which may result in high frequency oscillations or peaking. Capacitive loads greater than 10pF should be isolated by connecting a small resistance (15 Ω to 30 Ω) in series with the output as shown in Figure 4. This is especially important when driving the capacitive input of high-speed A/D converters. Increasing the gain from +1 will improve the capacitive load drive due to increased phase margin.

In general, capacitive loads should be minimized for optimum high frequency performance. Coax lines can be driven if the cable is properly terminated. The capacitance of coax cable (29pF/ft for RG-58) will not load the amplifier when the cable is source and load terminated in its characteristic impedance.




FIGURE 4. Driving Capacitive Loads.

FREQUENCY RESPONSE COMPENSATION

Each channel of the OPA4650 is internally compensated to be stable at unity gain with a nominal 60° phase margin. This lends itself well to wideband integrator and buffer applications. Phase margin and frequency response flatness will improve at higher gains. Recall that an inverting gain of −1 is equivalent to a gain of +2 for bandwidth purposes, i.e., noise gain = 2. The external compensation techniques developed for voltage feedback op amps can be applied to this device. For example, in the non-inverting configuration, placing a capacitor across the feedback resistor will reduce the gain to +1 starting at $f = (1/2\pi R_F C_F)$. Alternatively, in the inverting configuration, the bandwidth may be limited without modifying the inverting gain by placing a series RC network to ground on the inverting node. This has the effect of increasing the noise gain at high frequencies, thereby limiting the bandwidth for the inverting input signal through the gain-bandwidth product.

At higher gains, the gain-bandwidth of this voltage feedback topology will limit bandwidth according to the open-loop frequency response curve. For applications requiring a wider bandwidth at higher gains, consider the quad current feedback model, OPA4658. In applications where a large feedback resistor is required (such as photodiode transimpedance circuits), precautions must be taken to avoid gain peaking due to the pole formed by the feedback resistor and the summing junction capacitance. This pole can be compensated by connecting a small capacitor in parallel with the feedback resistor, creating a cancelling zero term. In other high-gain applications, use of a three-resistor "T" connection will reduce the feedback network impedance which reacts with the parasitic capacitance at the summing node.

PULSE SETTLING TIME

High speed amplifiers like the OPA4650 are capable of extremely fast settling time with a pulse input. Excellent frequency response flatness and phase linearity are required to get the best settling times. As shown in the specifications table, settling time for a $\pm 1V$ step at a gain of +1 for the OPA4650 is extremely fast. The specification is defined as the time required, after the input transition, for the output to settle within a specified error band around its final value. For a 2V step, 1% settling corresponds to an error band of ±20mV, 0.1% to an error band of ±2mV, and 0.01% to an error band of ±0.2mV. For the best settling times, particularly into an ADC capacitive load, little or no peaking in the frequency response can be allowed. Using the recommended R_{ISO} for capacitive loads will limit this peaking and reduce the settling times. Fast, extremely fine scale settling (0.01%) requires close attention to ground return currents in the supply decoupling capacitors. For highest performance, consider the OPA642 which isolates the output stage decoupling from the rest of the amplifier.



DIFFERENTIAL GAIN AND PHASE

Differential Gain (DG) and Differential Phase (DP) are among the more important specifications for video applications. The percentage change in closed-loop gain over a specified change in output voltage level is defined as DG. DP is defined as the change in degrees of the closed-loop phase over the same output voltage change. For the OPA4650, DG and DP are both specified at the NTSC color sub-carrier frequency of 3.58MHz and measured using industry standard video test equipment.

DISTORTION

The OPA4650's harmonic distortion characteristics for a 100Ω load are shown in the Typical Performance Curves. Distortion can be improved by increasing the load resistance as illustrated in Figure 5. Remember to include the contribution of the feedback network when calculating the effective load resistance seen by the amplifier.




FIGURE 5. Harmonic Distortion vs Load Resistance.

CROSSTALK

Crosstalk is the undesired coupling of one channel's signal into the output of the other channels. Crosstalk is a consideration in all multichannel integrated circuits. The effect of crosstalk is measured by driving one ("channel-to-channel") or more ("all-hostile") channels and observing the output of the undriven channel. The magnitude of this effect is expressed in the crosstalk specification as decibels of gain. "Input referred" points to the fact that there is a direct correlation between gain and crosstalk, therefore output crosstalk increases proportionally at higher gains.

In quad devices, the effect of all-hostile crosstalk is observed by driving all three channels concurrently and measuring the output of the undriven fourth channel. The plots in Figure 6 illustrate both channel-to-channel and all-hostile crosstalk for the OPA4650.




FIGURE 6. Channel-to-Channel Isolation and All Hostile Crosstalk.

NOISE FIGURE

The voltage and current noise spectral density are shown in the Typical Performance Curves. For RF and IF applications, however, Noise Figure (NF) is often the preferred specification. This specification shows a degradation in SNR through a device relative to the thermal noise of the source impedance alone.

The NF for the OPA4650, using 1MHz spot noise numbers and an unterminated non-inverting input, is shown in Figure 7.




FIGURE 7. Noise Figure vs Source Resistance.

SPICE MODELS AND EVALUATION BOARD

Computer simulation using SPICE is often useful when analyzing the performance of analog circuits and systems. This is particularly true for Video and RF amplifier circuits where parasitic capacitance and inductance can have a major effect on circuit performance. SPICE models and evaluation PC boards are available for the OPA4650. Contact the Burr-Brown Applications Department to receive a SPICE diskette.

DEMONSTRATION BOARD	PACKAGE	PRODUCT
DEM-OPA465xP	8-Pin DIP	OPA4650P
DEM-OPA465xU	SO-8	oPA4650U



TYPICAL APPLICATION




FIGURE 8. State-Variable Biquadratic Filter.




FIGURE 9. Circuit Detail for the DEM-OPA465xP Board.




FIGURE 10a. Board Silkscreen (Bottom). 10b. Board Silkscreen (Top). 10c. Board Layout (Solder Side). 10d. Board Layout (Component Side).

The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Customers are responsible for their applications using TI components.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 2000, Texas Instruments Incorporated