

LOW POWER FIVE-CHANNEL DIGITAL ISOLATOR

Features

- High-speed operation
 - DC to 150 Mbps
- No start-up initialization required
- Wide Operating Supply Voltage: 2.70–5.5 V
- Ultra-low-power (typical) 5 V Operation:
 - < 1.6 mA per channel at 1 Mbps
 - < 6 mA per channel at 100 Mbps
- 2.70 V Operation:
 - < 1.4 mA per channel at 1 Mbps
 - < 4 mA per channel at 100 Mbps
- High electromagnetic immunity
- Up to 2500 V_{RMS} isolation
- 60-year life at rated working voltage
- Precise timing (typical)
 - <10 ns worst case
 - 1.5 ns pulse width distortion
 - 0.5 ns channel-channel skew
 - 2 ns propagation delay skew
 - 6 ns minimum pulse width
- Transient Immunity 25 kV/μs
- Wide temperature range
 - –40 to 125 °C at 150 Mbps
- RoHS-compliant packages
 - SOIC-16 narrow body



Applications

- Industrial automation systems
- Hybrid electric vehicles
- Isolated switch mode supplies
- Isolated ADC, DAC
- Motor control
- Power inverters
- Communications systems

Safety Regulatory Approvals

- UL 1577 recognized
 - Up to 2500 V_{RMS} for 1 minute
- CSA component notice 5A approval
 - IEC 60950-1, 61010-1 (reinforced insulation)
- VDE certification conformity
 - IEC 60747-5-2 (VDE0884 Part 2)

Description

Silicon Lab's family of ultra-low-power digital isolators are CMOS devices offering substantial data rate, propagation delay, power, size, reliability, and external BOM advantages when compared to legacy isolation technologies. The operating parameters of these products remain stable across wide temperature ranges throughout their service life. For ease of design, only VDD bypass capacitors are required.

Data rates up to 150 Mbps are supported, and all devices achieve worst-case propagation delays of less than 10 ns. All products are safety certified by UL, CSA, and VDE and support withstand voltages of up to 2.5 kVrms. These devices are available in a 16-pin narrow-body SOIC package.

Not Recommended
for New Designs

TABLE OF CONTENTS

<u>Section</u>	<u>Page</u>
1. Electrical Specifications	4
2. Functional Description	18
2.1. Theory of Operation	18
2.2. Eye Diagram	19
2.3. Device Operation	20
2.4. Layout Recommendations	22
2.5. Typical Performance Characteristics	23
3. Errata and Design Migration Guidelines	26
3.1. Enable Pin Causes Outputs to Go Low (Revision A Only)	26
3.2. Power Supply Bypass Capacitors (Revision A and Revision B)	26
3.3. Latch Up Immunity (Revision A Only)	26
4. Pin Descriptions (Si8450/51/52)	27
5. Pin Descriptions (Si8455)	28
6. Ordering Guide	29
7. Package Outline: 16-Pin Narrow Body SOIC	31
8. Land Pattern: 16-Pin Narrow Body SOIC	33
9. Top Marking: 16-Pin Narrow Body SOIC	34
9.1. 16-Pin Narrow Body SOIC Top Marking	34
9.2. Top Marking Explanation	34
Document Change List	35
Contact Information	36

1. Electrical Specifications

Table 1. Recommended Operating Conditions

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
Ambient Operating Temperature*	T_A	150 Mbps, 15 pF, 5 V	-40	25	125	°C
Supply Voltage	V_{DD1}		2.70	—	5.5	V
	V_{DD2}		2.70	—	5.5	V

***Note:** The maximum ambient temperature is dependent on data frequency, output loading, number of operating channels, and supply voltage.

Table 2. Absolute Maximum Ratings¹

Parameter	Symbol	Min	Typ	Max	Unit
Storage Temperature ²	T_{STG}	-65	—	150	°C
Ambient Temperature Under Bias	T_A	-40	—	125	°C
Supply Voltage (Revision A) ³	V_{DD1}, V_{DD2}	-0.5	—	5.75	V
Supply Voltage (Revision B) ³	V_{DD1}, V_{DD2}	-0.5	—	6.0	V
Input Voltage	V_I	-0.5	—	$V_{DD} + 0.5$	V
Output Voltage	V_O	-0.5	—	$V_{DD} + 0.5$	V
Output Current Drive Channel	I_O	—	—	10	mA
Lead Solder Temperature (10 s)		—	—	260	°C
Maximum Isolation Voltage (1 s)		—	—	3600	V_{RMS}

Notes:

1. Permanent device damage may occur if the absolute maximum ratings are exceeded. Functional operation should be restricted to conditions as specified in the operational sections of this data sheet.
2. VDE certifies storage temperature from -40 to 150 °C.
3. See "6. Ordering Guide" on page 29 for more information.

Table 3. Electrical Characteristics(V_{DD1} = 5 V±10%, V_{DD2} = 5 V±10%, T_A = -40 to 125 °C)

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
High Level Input Voltage	V _{IH}		2.0	—	—	V
Low Level Input Voltage	V _{IL}		—	—	0.8	V
High Level Output Voltage	V _{OH}	I _{oh} = −4 mA	V _{DD1} , V _{DD2} − 0.4	4.8	—	V
Low Level Output Voltage	V _{OL}	I _{ol} = 4 mA	—	0.2	0.4	V
Input Leakage Current	I _L		—	—	±10	μA
Output Impedance ¹	Z _O		—	85	—	Ω
Enable Input High Current	I _{ENH}	V _{ENx} = V _{IH}	—	2.0	—	μA
Enable Input Low Current	I _{ENL}	V _{ENx} = V _{IL}	—	2.0	—	μA
DC Supply Current (All inputs 0 V or at Supply)						
Si8450Ax, Bx, Si8455Bx						
V _{DD1}		All inputs 0 DC	—	1.6	2.4	mA
V _{DD2}		All inputs 0 DC	—	2.9	4.4	
V _{DD1}		All inputs 1 DC	—	7.0	10.5	
V _{DD2}		All inputs 1 DC	—	3.1	4.7	
Si8451Ax, Bx						
V _{DD1}		All inputs 0 DC	—	2.0	3.0	mA
V _{DD2}		All inputs 0 DC	—	3.0	4.5	
V _{DD1}		All inputs 1 DC	—	6.0	9.0	
V _{DD2}		All inputs 1 DC	—	4.1	6.2	
Si8452Ax, Bx						
V _{DD1}		All inputs 0 DC	—	2.3	3.5	mA
V _{DD2}		All inputs 0 DC	—	2.7	4.1	
V _{DD1}		All inputs 1 DC	—	5.4	8.1	
V _{DD2}		All inputs 1 DC	—	4.7	7.1	
1 Mbps Supply Current (All inputs = 500 kHz square wave, CI = 15 pF on all outputs)						
Si8450Ax, Bx, Si8455Bx						
V _{DD1}			—	4.3	6.5	mA
V _{DD2}			—	3.5	5.3	
Si8451Ax, Bx						
V _{DD1}			—	4.1	6.2	mA
V _{DD2}			—	4.0	6.0	
Si8452Ax, Bx						
V _{DD1}			—	4.1	6.2	mA
V _{DD2}			—	4.0	6.0	
Notes:						
1. The nominal output impedance of an isolator driver channel is approximately 85 Ω, ±40%, which is a combination of the value of the on-chip series termination resistor and channel resistance of the output driver FET. When driving loads where transmission line effects will be a factor, output pins should be appropriately terminated with controlled impedance PCB traces.						
2. t _{PSK(P-P)} is the magnitude of the difference in propagation delay times measured between different units operating at the same supply voltages, load, and ambient temperature.						
3. See "3. Errata and Design Migration Guidelines" on page 26 for more details.						
4. Start-up time is the time period from the application of power to valid data at the output.						

Table 3. Electrical Characteristics (Continued)

($V_{DD1} = 5 \text{ V} \pm 10\%$, $V_{DD2} = 5 \text{ V} \pm 10\%$, $T_A = -40 \text{ to } 125 \text{ }^\circ\text{C}$)

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
10 Mbps Supply Current (All inputs = 5 MHz square wave, CI = 15 pF on all outputs)						
Si8450Bx, Si8455Bx						
V_{DD1}			—	4.3	6.5	mA
V_{DD2}			—	4.8	6.7	
Si8451Bx						
V_{DD1}			—	4.4	6.2	mA
V_{DD2}			—	5.0	7.0	
Si8452Bx						
V_{DD1}			—	4.6	6.4	mA
V_{DD2}			—	4.8	6.7	
100 Mbps Supply Current (All inputs = 50 MHz square wave, CI = 15 pF on all outputs)						
Si8450Bx, Si8455Bx						
V_{DD1}			—	4.6	6.9	mA
V_{DD2}			—	24	30	
Si8451Bx						
V_{DD1}			—	8.6	10.8	mA
V_{DD2}			—	20.4	25.5	
Si8452Bx						
V_{DD1}			—	12.6	15.8	mA
V_{DD2}			—	16.5	20.6	
Timing Characteristics						
Si845xAx						
Maximum Data Rate			0	—	1.0	Mbps
Minimum Pulse Width			—	—	250	ns
Propagation Delay	t_{PHL}, t_{PLH}	See Figure 2	—	—	35	ns
Pulse Width Distortion $ t_{PLH} - t_{PHL} $	PWD	See Figure 2	—	—	25	ns
Propagation Delay Skew ²	$t_{PSK(P-P)}$		—	—	40	ns
Channel-Channel Skew	t_{PSK}		—	—	35	ns
Notes:						
1. The nominal output impedance of an isolator driver channel is approximately 85Ω, $\pm 40\%$, which is a combination of the value of the on-chip series termination resistor and channel resistance of the output driver FET. When driving loads where transmission line effects will be a factor, output pins should be appropriately terminated with controlled impedance PCB traces. 2. $t_{PSK(P-P)}$ is the magnitude of the difference in propagation delay times measured between different units operating at the same supply voltages, load, and ambient temperature. 3. See "3. Errata and Design Migration Guidelines" on page 26 for more details. 4. Start-up time is the time period from the application of power to valid data at the output.						

Table 3. Electrical Characteristics (Continued)(V_{DD1} = 5 V±10%, V_{DD2} = 5 V±10%, T_A = -40 to 125 °C)

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
Si845xBx						
Maximum Data Rate			0	—	150	Mbps
Minimum Pulse Width			—	—	6.0	ns
Propagation Delay	t _{PHL} , t _{PLH}	See Figure 2	3.0	6.0	9.5	ns
Pulse Width Distortion t _{PLH} - t _{PHL}	PWD	See Figure 2	—	1.5	2.5	ns
Propagation Delay Skew ²	t _{PSK(P-P)}		—	2.0	3.0	ns
Channel-Channel Skew	t _{PSK}		—	0.5	1.8	ns
All Models						
Output Rise Time	t _r	C _L = 15 pF See Figure 2	—	3.8	5.0	ns
Output Fall Time	t _f	C _L = 15 pF See Figure 2	—	2.8	3.7	ns
Common Mode Transient Immunity	CMTI	V _I = V _{DD} or 0 V	—	25	—	kV/μs
Enable to Data Valid ³	t _{en1}	See Figure 1	—	5.0	8.0	ns
Enable to Data Tri-State ³	t _{en2}	See Figure 1	—	7.0	9.2	ns
Start-up Time ^{3,4}	t _{SU}		—	15	40	μs
Notes:						
1. The nominal output impedance of an isolator driver channel is approximately 85 Ω, ±40%, which is a combination of the value of the on-chip series termination resistor and channel resistance of the output driver FET. When driving loads where transmission line effects will be a factor, output pins should be appropriately terminated with controlled impedance PCB traces. 2. t_{PSK(P-P)} is the magnitude of the difference in propagation delay times measured between different units operating at the same supply voltages, load, and ambient temperature. 3. See "3. Errata and Design Migration Guidelines" on page 26 for more details. 4. Start-up time is the time period from the application of power to valid data at the output.						




Figure 1. ENABLE Timing Diagram




Figure 2. Propagation Delay Timing

Table 4. Electrical Characteristics(V_{DD1} = 3.3 V±10%, V_{DD2} = 3.3 V±10%, T_A = -40 to 125 °C)

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
High Level Input Voltage	V _{IH}		2.0	—	—	V
Low Level Input Voltage	V _{IL}		—	—	0.8	V
High Level Output Voltage	V _{OH}	I _{oh} = −4 mA	V _{DD1} , V _{DD2} − 0.4	3.1	—	V
Low Level Output Voltage	V _{OL}	I _{ol} = 4 mA	—	0.2	0.4	V
Input Leakage Current	I _L		—	—	±10	μA
Output Impedance ¹	Z _O		—	85	—	Ω
Enable Input High Current	I _{ENH}	V _{ENx} = V _{IH}	—	2.0	—	μA
Enable Input Low Current	I _{ENL}	V _{ENx} = V _{IL}	—	2.0	—	μA
DC Supply Current (All inputs 0 V or at supply)						
Si8450Ax, Bx, Si8455Bx						
V _{DD1}		All inputs 0 dc	—	1.6	2.4	mA
V _{DD2}		All inputs 0 dc	—	2.9	4.4	
V _{DD1}		All inputs 1 dc	—	7.0	10.5	
V _{DD2}		All inputs 1 dc	—	3.1	4.7	
Si8451Ax, Bx						
V _{DD1}		All inputs 0 dc	—	2.0	3.0	mA
V _{DD2}		All inputs 0 dc	—	3.0	4.5	
V _{DD1}		All inputs 1 dc	—	6.0	9.0	
V _{DD2}		All inputs 1 dc	—	4.1	6.2	
Si8452Ax, Bx						
V _{DD1}		All inputs 0 DC	—	2.3	3.5	mA
V _{DD2}		All inputs 0 DC	—	2.7	4.1	
V _{DD1}		All inputs 1 DC	—	5.4	8.1	
V _{DD2}		All inputs 1 DC	—	4.7	7.1	
1 Mbps Supply Current (All inputs = 500 kHz square wave, CI = 15 pF on all outputs)						
Si8450Ax, Bx, Si8455Bx						
V _{DD1}			—	4.3	6.5	mA
V _{DD2}			—	3.5	5.3	
Si8451Ax, Bx						
V _{DD1}			—	4.1	6.2	mA
V _{DD2}			—	4.0	6.0	
Si8452Ax, Bx						
V _{DD1}			—	4.1	6.2	mA
V _{DD2}			—	4.0	6.0	
Notes:						
1. The nominal output impedance of an isolator driver channel is approximately 85 Ω, ±40%, which is a combination of the value of the on-chip series termination resistor and channel resistance of the output driver FET. When driving loads where transmission line effects will be a factor, output pins should be appropriately terminated with controlled impedance PCB traces.						
2. t _{PSK(P-P)} is the magnitude of the difference in propagation delay times measured between different units operating at the same supply voltages, load, and ambient temperature.						
3. See "3. Errata and Design Migration Guidelines" on page 26 for more details.						
4. Start-up time is the time period from the application of power to valid data at the output.						

Table 4. Electrical Characteristics (Continued)

($V_{DD1} = 3.3 \text{ V} \pm 10\%$, $V_{DD2} = 3.3 \text{ V} \pm 10\%$, $T_A = -40 \text{ to } 125 \text{ }^\circ\text{C}$)

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
10 Mbps Supply Current (All inputs = 5 MHz square wave, CI = 15 pF on all outputs)						
Si8450Bx, Si8455Bx						
V_{DD1}			—	4.3	6.5	mA
V_{DD2}			—	4.8	6.7	
Si8451Bx						
V_{DD1}			—	4.4	6.2	mA
V_{DD2}			—	5.0	7.0	
Si8452Bx						
V_{DD1}			—	4.6	6.4	mA
V_{DD2}			—	4.8	6.7	
100 Mbps Supply Current (All inputs = 50 MHz square wave, CI = 15 pF on all outputs)						
Si8450Bx, Si8455Bx						
V_{DD1}			—	4.4	6.6	mA
V_{DD2}			—	16.8	21	
Si8451Bx						
V_{DD1}			—	6.9	8.6	mA
V_{DD2}			—	14.5	18.1	
Si8452Bx						
V_{DD1}			—	9.5	11.9	mA
V_{DD2}			—	12	15	
Timing Characteristics						
Si845xAx						
Maximum Data Rate			0	—	1.0	Mbps
Minimum Pulse Width			—	—	250	ns
Propagation Delay	t_{PHL}, t_{PLH}	See Figure 2	—	—	35	ns
Pulse Width Distortion $ t_{PLH} - t_{PHL} $	PWD	See Figure 2	—	—	25	ns
Propagation Delay Skew ²	$t_{PSK(P-P)}$		—	—	40	ns
Channel-Channel Skew	t_{PSK}		—	—	35	ns
Notes:						
1. The nominal output impedance of an isolator driver channel is approximately 85Ω, $\pm 40\%$, which is a combination of the value of the on-chip series termination resistor and channel resistance of the output driver FET. When driving loads where transmission line effects will be a factor, output pins should be appropriately terminated with controlled impedance PCB traces. 2. $t_{PSK(P-P)}$ is the magnitude of the difference in propagation delay times measured between different units operating at the same supply voltages, load, and ambient temperature. 3. See "3. Errata and Design Migration Guidelines" on page 26 for more details. 4. Start-up time is the time period from the application of power to valid data at the output.						

Table 4. Electrical Characteristics (Continued)(V_{DD1} = 3.3 V±10%, V_{DD2} = 3.3 V±10%, T_A = -40 to 125 °C)

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
Si845xBx						
Maximum Data Rate			0	—	150	Mbps
Minimum Pulse Width			—	—	6.0	ns
Propagation Delay	t _{PHL} , t _{PLH}	See Figure 2	3.0	6.0	9.5	ns
Pulse Width Distortion t _{PLH} - t _{PHL}	PWD	See Figure 2	—	1.5	2.5	ns
Propagation Delay Skew ²	t _{PSK(P-P)}		—	2.0	3.0	ns
Channel-Channel Skew	t _{PSK}		—	0.5	1.8	ns
All Models						
Output Rise Time	t _r	C _L = 15 pF See Figure 2	—	4.3	6.1	ns
Output Fall Time	t _f	C _L = 15 pF See Figure 2	—	3.0	4.3	ns
Common Mode Transient Immunity	CMTI	V _I = V _{DD} or 0 V	—	25	—	kV/μs
Enable to Data Valid ³	t _{en1}	See Figure 1	—	5.0	8.0	ns
Enable to Data Tri-State ³	t _{en2}	See Figure 1	—	7.0	9.2	ns
Start-up Time ^{3,4}	t _{SU}		—	15	40	μs
Notes:						
1. The nominal output impedance of an isolator driver channel is approximately 85 Ω, ±40%, which is a combination of the value of the on-chip series termination resistor and channel resistance of the output driver FET. When driving loads where transmission line effects will be a factor, output pins should be appropriately terminated with controlled impedance PCB traces. 2. t_{PSK(P-P)} is the magnitude of the difference in propagation delay times measured between different units operating at the same supply voltages, load, and ambient temperature. 3. See "3. Errata and Design Migration Guidelines" on page 26 for more details. 4. Start-up time is the time period from the application of power to valid data at the output.						

Table 5. Electrical Characteristics¹

(V_{DD1} = 2.70 V, V_{DD2} = 2.70 V, T_A = -40 to 125 °C)

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
High Level Input Voltage	V _{IH}		2.0	—	—	V
Low Level Input Voltage	V _{IL}		—	—	0.8	V
High Level Output Voltage	V _{OH}	I _{OH} = −4 mA	V _{DD1} , V _{DD2} − 0.4	2.3	—	V
Low Level Output Voltage	V _{OL}	I _{OL} = 4 mA	—	0.2	0.4	V
Input Leakage Current	I _L		—	—	±10	μA
Output Impedance ²	Z _O		—	85	—	Ω
Enable Input High Current	I _{ENH}	V _{ENx} = V _{IH}	—	2.0	—	μA
Enable Input Low Current	I _{ENL}	V _{ENx} = V _{IL}	—	2.0	—	μA
DC Supply Current (All inputs 0 V or at supply)						
Si8450Ax, Bx, Si8455Bx						
V _{DD1}		All inputs 0 DC	—	1.6	2.4	mA
V _{DD2}		All inputs 0 DC	—	2.9	4.4	
V _{DD1}		All inputs 1 DC	—	7.0	10.5	
V _{DD2}		All inputs 1 DC	—	3.1	4.7	
Si8451Ax, Bx						
V _{DD1}		All inputs 0 DC	—	2.0	3.0	mA
V _{DD2}		All inputs 0 DC	—	3.0	4.5	
V _{DD1}		All inputs 1 DC	—	6.0	9.0	
V _{DD2}		All inputs 1 DC	—	4.1	6.2	
Si8452Ax, Bx						
V _{DD1}		All inputs 0 DC	—	2.3	3.5	mA
V _{DD2}		All inputs 0 DC	—	2.7	4.1	
V _{DD1}		All inputs 1 DC	—	5.4	8.1	
V _{DD2}		All inputs 1 DC	—	4.7	7.1	
1 Mbps Supply Current (All inputs = 500 kHz square wave, CI = 15 pF on all outputs)						
Si8450Ax, Bx, Si8455Bx						
V _{DD1}			—	4.3	6.5	mA
V _{DD2}			—	3.5	5.3	
Si8451Ax, Bx						
V _{DD1}			—	4.1	6.2	mA
V _{DD2}			—	4.0	6.0	
Si8452Ax, Bx						
V _{DD1}			—	4.1	6.2	mA
V _{DD2}			—	4.0	6.0	
Notes:						
1. Specifications in this table are also valid at VDD1 = 2.6 V and VDD2 = 2.6 V when the operating temperature range is constrained to T _A = 0 to 85 °C.						
2. The nominal output impedance of an isolator driver channel is approximately 85 Ω, ±40%, which is a combination of the value of the on-chip series termination resistor and channel resistance of the output driver FET. When driving loads where transmission line effects will be a factor, output pins should be appropriately terminated with controlled impedance PCB traces.						
3. t _{PSK(P-P)} is the magnitude of the difference in propagation delay times measured between different units operating at the same supply voltages, load, and ambient temperature.						
4. See "3. Errata and Design Migration Guidelines" on page 26 for more details.						
5. Start-up time is the time period from the application of power to valid data at the output.						

Table 5. Electrical Characteristics¹ (Continued)(V_{DD1} = 2.70 V, V_{DD2} = 2.70 V, T_A = -40 to 125 °C)

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
10 Mbps Supply Current (All inputs = 5 MHz square wave, CI = 15 pF on all outputs)						
Si8450Bx, Si8455Bx						
V _{DD1}			—	4.3	6.5	mA
V _{DD2}			—	4.8	6.7	
Si8451Bx						
V _{DD1}			—	4.4	6.2	mA
V _{DD2}			—	5.0	7.0	
Si8452Bx						
V _{DD1}			—	4.6	6.4	mA
V _{DD2}			—	4.8	6.7	
100 Mbps Supply Current (All inputs = 50 MHz square wave, CI = 15 pF on all outputs)						
Si8450Bx, Si8455Bx						
V _{DD1}			—	4.3	6.5	mA
V _{DD2}			—	13.3	16.6	
Si8451Bx						
V _{DD1}			—	6.2	7.8	mA
V _{DD2}			—	11.7	14.6	
Si8452Bx						
V _{DD1}			—	8.0	10	mA
V _{DD2}			—	9.9	12.4	
Timing Characteristics						
Si845xAx						
Maximum Data Rate			0	—	1.0	Mbps
Minimum Pulse Width			—	—	250	ns
Propagation Delay	t _{PHL} , t _{PLH}	See Figure 2	—	—	35	ns
Pulse Width Distortion t _{PLH} - t _{PHL}	PWD	See Figure 2	—	—	25	ns
Propagation Delay Skew ³	t _{PSK(P-P)}		—	—	40	ns
Channel-Channel Skew	t _{PSK}		—	—	35	ns
Notes:						
1. Specifications in this table are also valid at VDD1 = 2.6 V and VDD2 = 2.6 V when the operating temperature range is constrained to T _A = 0 to 85 °C.						
2. The nominal output impedance of an isolator driver channel is approximately 85 Ω, ±40%, which is a combination of the value of the on-chip series termination resistor and channel resistance of the output driver FET. When driving loads where transmission line effects will be a factor, output pins should be appropriately terminated with controlled impedance PCB traces.						
3. t _{PSK(P-P)} is the magnitude of the difference in propagation delay times measured between different units operating at the same supply voltages, load, and ambient temperature.						
4. See "3. Errata and Design Migration Guidelines" on page 26 for more details.						
5. Start-up time is the time period from the application of power to valid data at the output.						

Table 5. Electrical Characteristics¹ (Continued)

(V_{DD1} = 2.70 V, V_{DD2} = 2.70 V, T_A = -40 to 125 °C)

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
Si845xBx						
Maximum Data Rate			0	—	150	Mbps
Minimum Pulse Width			—	—	6.0	ns
Propagation Delay	t _{PHL} , t _{PLH}	See Figure 2	3.0	6.0	9.5	ns
Pulse Width Distortion t _{PLH} - t _{PHL}	PWD	See Figure 2	—	1.5	2.5	ns
Propagation Delay Skew ³	t _{PSK(P-P)}		—	2.0	3.0	ns
Channel-Channel Skew	t _{PSK}		—	0.5	1.8	ns
All Models						
Output Rise Time	t _r	C _L = 15 pF See Figure 2	—	4.8	6.5	ns
Output Fall Time	t _f	C _L = 15 pF See Figure 2	—	3.2	4.6	ns
Common Mode Transient Immunity	CMTI	V _I = V _{DD} or 0 V	—	25	—	kV/μs
Enable to Data Valid ⁴	t _{en1}	See Figure 1	—	5.0	8.0	ns
Enable to Data Tri-State ⁴	t _{en2}	See Figure 1	—	7.0	9.2	ns
Start-up Time ^{4,5}	t _{SU}		—	15	40	μs
Notes:						
- Specifications in this table are also valid at VDD1 = 2.6 V and VDD2 = 2.6 V when the operating temperature range is constrained to T_A = 0 to 85 °C. - The nominal output impedance of an isolator driver channel is approximately 85 Ω, ±40%, which is a combination of the value of the on-chip series termination resistor and channel resistance of the output driver FET. When driving loads where transmission line effects will be a factor, output pins should be appropriately terminated with controlled impedance PCB traces. - t_{PSK(P-P)} is the magnitude of the difference in propagation delay times measured between different units operating at the same supply voltages, load, and ambient temperature. - See "3. Errata and Design Migration Guidelines" on page 26 for more details. - Start-up time is the time period from the application of power to valid data at the output.						

Table 6. Regulatory Information*

CSA
The Si84xx is certified under CSA Component Acceptance Notice 5A. For more details, see File 232873.
61010-1: Up to 300 V _{RMS} reinforced insulation working voltage; up to 600 V _{RMS} basic insulation working voltage.
60950-1: Up to 130 V _{RMS} reinforced insulation working voltage; up to 600 V _{RMS} basic insulation working voltage.
VDE
The Si84xx is certified according to IEC 60747-5-2. For more details, see File 5006301-4880-0001.
60747-5-2: Up to 560 V _{peak} for basic insulation working voltage.
UL
The Si84xx is certified under UL1577 component recognition program. For more details, see File E257455.
Rated up to 2500 V _{RMS} isolation voltage for basic insulation.
*Note: Regulatory Certifications apply to 2.5 kV _{RMS} rated devices which are production tested to 3.0 kV _{RMS} for 1 sec. For more information, see "6. Ordering Guide" on page 29.

Table 7. Insulation and Safety-Related Specifications

Parameter	Symbol	Test Condition	Value	Unit
			NB SOIC-16	
Nominal Air Gap (Clearance) ¹	L(IO1)		4.9	mm
Nominal External Tracking (Creepage) ¹	L(IO2)		4.01	mm
Minimum Internal Gap (Internal Clearance)			0.008	mm
Tracking Resistance (Proof Tracking Index)	PTI	IEC60112	600	V _{RMS}
Erosion Depth	ED		0.019	mm
Resistance (Input-Output) ²	R _{IO}		10 ¹²	Ω
Capacitance (Input-Output) ²	C _{IO}	f = 1 MHz	2.0	pF
Input Capacitance ³	C _I		4.0	pF
Notes: - The values in this table correspond to the nominal creepage and clearance values as detailed in "7. Package Outline: 16-Pin Narrow Body SOIC" on page 31. VDE certifies the clearance and creepage limits as 4.7 mm minimum for the NB SOIC-16 package. UL does not impose a clearance and creepage minimum for component level certifications. CSA certifies the clearance and creepage limits as 3.9 mm minimum for the NB SOIC-16 package. - To determine resistance and capacitance, the Si84xx is converted into a 2-terminal device. Pins 1–8 are shorted together to form the first terminal and pins 9–16 are shorted together to form the second terminal. The parameters are then measured between these two terminals. - Measured from input pin to ground.				

Table 8. IEC 60664-1 (VDE 0844 Part 2) Ratings

Parameter	Test Condition	Specification
Basic Isolation Group	Material Group	I
Installation Classification	Rated Mains Voltages $\leq 150 V_{RMS}$	I-IV
	Rated Mains Voltages $\leq 300 V_{RMS}$	I-III
	Rated Mains Voltages $\leq 400 V_{RMS}$	I-II
	Rated Mains Voltages $\leq 600 V_{RMS}$	I-II

Table 9. IEC 60747-5-2 Insulation Characteristics for Si84xxxB*

Parameter	Symbol	Test Condition	Characteristic	Unit
Maximum Working Insulation Voltage	V_{IORM}		560	V peak
Input to Output Test Voltage	V_{PR}	Method b1 ($V_{IORM} \times 1.875 = V_{PR}$, 100% Production Test, $t_m = 1$ sec, Partial Discharge < 5 pC)	1050	V peak
Transient Overvoltage	V_{IOTM}	$t = 60$ sec	4000	V peak
Pollution Degree (DIN VDE 0110, Table 1)			2	
Insulation Resistance at T_S , $V_{IO} = 500$ V	R_S		$>10^9$	Ω
*Note: Maintenance of the safety data is ensured by protective circuits. The Si84xx provides a climate classification of 40/125/21.				

Table 10. IEC Safety Limiting Values¹

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
					NB SOIC-16	
Case Temperature	T_S		—	—	150	$^{\circ}\text{C}$
Safety input, output, or supply current	I_S	$\theta_{JA} = 105$ $^{\circ}\text{C}/\text{W}$ (NB SOIC-16), $V_I = 5.5$ V, $T_J = 150$ $^{\circ}\text{C}$, $T_A = 25$ $^{\circ}\text{C}$	—	—	215	mA
Device Power Dissipation ²	P_D		—	—	415	mW
Notes: 1. Maximum value allowed in the event of a failure; also see the thermal derating curve in Figure 3. 2. The Si845x is tested with $VDD1 = VDD2 = 5.5$ V, $T_J = 150$ $^{\circ}\text{C}$, $CL = 15$ pF, input a 150 Mbps 50% duty cycle square wave.						

Table 11. Thermal Characteristics

Parameter	Symbol	Typ	Unit
		NB SOIC-16	
IC Junction-to-Air Thermal Resistance	θ_{JA}	105	°C/W




Figure 3. (NB SOIC-16) Thermal Derating Curve, Dependence of Safety Limiting Values with Case Temperature per DIN EN 60747-5-2

2. Functional Description

2.1. Theory of Operation

The operation of an Si845x channel is analogous to that of an opto coupler, except an RF carrier is modulated instead of light. This simple architecture provides a robust isolated data path and requires no special considerations or initialization at start-up. A simplified block diagram for a single Si845x channel is shown in Figure 4.




Figure 4. Simplified Channel Diagram

A channel consists of an RF Transmitter and RF Receiver separated by a semiconductor-based isolation barrier. Referring to the Transmitter, input A modulates the carrier provided by an RF oscillator using on/off keying. The Receiver contains a demodulator that decodes the input state according to its RF energy content and applies the result to output B via the output driver. This RF on/off keying scheme is superior to pulse code schemes as it provides best-in-class noise immunity, low power consumption, and better immunity to magnetic fields. See Figure 5 for more details.




Figure 5. Modulation Scheme

2.2. Eye Diagram

Figure 6 illustrates an eye-diagram taken on an Si8450. For the data source, the test used an Anritsu (MP1763C) Pulse Pattern Generator set to 1000 ns/div. The output of the generator's clock and data from an Si8450 were captured on an oscilloscope. The results illustrate that data integrity was maintained even at the high data rate of 150 Mbps. The results also show that 2 ns pulse width distortion and 250 ps peak jitter were exhibited.




Figure 6. Eye Diagram

2.3. Device Operation

Device behavior during start-up, normal operation, and shutdown is shown in Table 12. Table 13 provides an overview of the output states when the Enable pins are active.

Table 12. Si845x Logic Operation Table

V _I Input ^{1,2}	EN Input ^{1,2,3,4}	VDDI State ^{1,5,6}	VDDO State ^{1,5,6}	V _O Output ^{1,2}	Comments
H	H or NC	P	P	H	Enabled, normal operation.
L	H or NC	P	P	L	
X ⁷	L	P	P	Hi-Z or L ⁸	Disabled.
X ⁷	H or NC	UP	P	L	Upon transition of VDDI from unpowered to powered, V _O returns to the same state as V _I in less than 1 μ s.
X ⁷	L	UP	P	Hi-Z or L ⁸	Disabled.
X ⁷	X ⁷	P	UP	Undetermined	Upon transition of VDDO from unpowered to powered, V _O returns to the same state as V _I within 1 μ s, if EN is in either the H or NC state. Upon transition of VDDO from unpowered to powered, V _O returns to Hi-Z within 1 μ s if EN is L.

Notes:

1. VDDI and VDDO are the input and output power supplies. V_I and V_O are the respective input and output terminals. EN is the enable control input located on the same output side.
2. X = not applicable; H = Logic High; L = Logic Low; Hi-Z = High Impedance.
3. It is recommended that the enable inputs be connected to an external logic high or low level when the Si845x is operating in noisy environments.
4. No Connect (NC) replaces EN1 on Si8450. No Connects are not internally connected and can be left floating, tied to VDD, or tied to GND.
5. "Powered" state (P) is defined as 2.70 V < VDD < 5.5 V.
6. "Unpowered" state (UP) is defined as VDD = 0 V.
7. Note that an I/O can power the die for a given side through an internal diode if its source has adequate current.
8. When using the enable pin (EN) function, the output pin state is driven to a logic low state when the EN pin is disabled (EN = 0) in Revision A. Revision B outputs go into a high-impedance state when the EN pin is disabled (EN = 0). See "3. Errata and Design Migration Guidelines" on page 26 for more details.

Table 13. Enable Input Truth Table¹

P/N	EN1 ^{1,2}	EN2 ^{1,2}	Operation
Si8450	—	H	Outputs B1, B2, B3, B4, B5 are enabled and follow input state.
	—	L	Outputs B1, B2, B3, B4, B5 are disabled and Logic Low or in high impedance state. ³
Si8451	H	X	Output A5 enabled and follow input state.
	L	X	Output A5 disabled and Logic Low or in high impedance state. ³
	X	H	Outputs B1, B2, B3, B4 are enabled and follow input state.
	X	L	Outputs B1, B2, B3, B4 are disabled and Logic Low or in high impedance state. ³
Si8452	H	X	Outputs A4 and A5 are enabled and follow input state.
	L	X	Outputs A4 and A5 are disabled and Logic Low or in high impedance state. ³
	X	H	Outputs B1, B2, B3 are enabled and follow input state.
	X	L	Outputs B1, B2, B3 are disabled and Logic Low or in high impedance state. ³
Si8455	—	—	Outputs B1, B2, B3, B4, B5 are enabled and follow input state.

Notes:

1. Enable inputs EN1 and EN2 can be used for multiplexing, for clock sync, or other output control. These inputs are internally pulled-up to local VDD by a 3 μ A current source allowing them to be connected to an external logic level (high or low) or left floating. To minimize noise coupling, do not connect circuit traces to EN1 or EN2 if they are left floating. If EN1, EN2 are unused, it is recommended they be connected to an external logic level, especially if the Si845x is operating in a noisy environment.
2. X = not applicable; H = Logic High; L = Logic Low.
3. When using the enable pin (EN) function, the output pin state is driven to a logic low state when the EN pin is disabled (EN = 0) in Revision A. Revision B outputs go into a high-impedance state when the EN pin is disabled (EN = 0). See "3. Errata and Design Migration Guidelines" on page 26 for more details.

2.4. Layout Recommendations

To ensure safety in the end user application, high voltage circuits (i.e., circuits with $>30\text{ V}_{AC}$) must be physically separated from the safety extra-low voltage circuits (SELV is a circuit with $<30\text{ V}_{AC}$) by a certain distance (creepage/clearance). If a component, such as a digital isolator, straddles this isolation barrier, it must meet those creepage/clearance requirements and also provide a sufficiently large high-voltage breakdown protection rating (commonly referred to as working voltage protection). Table 6 on page 15 and Table 7 on page 15 detail the working voltage and creepage/clearance capabilities of the Si84xx. These tables also detail the component standards (UL1577, IEC60747, CSA 5A), which are readily accepted by certification bodies to provide proof for end-system specifications requirements. Refer to the end-system specification (61010-1, 60950-1, etc.) requirements before starting any design that uses a digital isolator.

The following sections detail the recommended bypass and decoupling components necessary to ensure robust overall performance and reliability for systems using the Si84xx digital isolators.

2.4.1. Supply Bypass

Digital integrated circuit components typically require $0.1\text{ }\mu\text{F}$ (100 nF) bypass capacitors when used in electrically quiet environments. However, digital isolators are commonly used in hazardous environments with excessively noisy power supplies. To counteract these harsh conditions, it is recommended that an additional $1\text{ }\mu\text{F}$ bypass capacitor be added between VDD and GND on both sides of the package. The capacitors should be placed as close as possible to the package to minimize stray inductance. If the system is excessively noisy, it is recommended that the designer add $50\text{ to }100\text{ }\Omega$ resistors in series with the VDD supply voltage source and $50\text{ to }300\text{ }\Omega$ resistors in series with the digital inputs/outputs (see Figure 7). For more details, see "3. Errata and Design Migration Guidelines" on page 26.

All components upstream or downstream of the isolator should be properly decoupled as well. If these components are not properly decoupled, their supply noise can couple to the isolator inputs and outputs, potentially causing damage if spikes exceed the maximum ratings of the isolator (6 V). In this case, the $50\text{ to }300\text{ }\Omega$ resistors protect the isolator's inputs/outputs (note that permanent device damage may occur if the absolute maximum ratings are exceeded). Functional operation should be restricted to the conditions specified in Table 1, "Recommended Operating Conditions," on page 4.

2.4.2. Pin Connections

No connect pins are not internally connected. They can be left floating, tied to V_{DD} , or tied to GND.

2.4.3. Output Pin Termination

The nominal output impedance of an isolator driver channel is approximately $85\text{ }\Omega$, $\pm 40\%$, which is a combination of the value of the on-chip series termination resistor and channel resistance of the output driver FET. When driving loads where transmission line effects will be a factor, output pins should be appropriately terminated with controlled impedance PCB traces. The series termination resistor values should be scaled appropriately while keeping in mind the recommendations described in "2.4.1. Supply Bypass" above.




Figure 7. Recommended Bypass Components for the Si84xx Digital Isolator Family

2.5. Typical Performance Characteristics

The typical performance characteristics depicted in the following diagrams are for information purposes only. Refer to Tables 3, 4, and 5 for actual specification limits.




Figure 8. Si8450/55 Typical V_{DD1} Supply Current vs. Data Rate 5, 3.3, and 2.70 V Operation




Figure 11. Si8450/55 Typical V_{DD2} Supply Current vs. Data Rate 5, 3.3, and 2.70 V Operation (15 pF Load)




Figure 9. Si8451 Typical V_{DD1} Supply Current vs. Data Rate 5, 3.3, and 2.70 V Operation (15 pF Load)




Figure 12. Si8451 Typical V_{DD2} Supply Current vs. Data Rate 5, 3.3, and 2.70 V Operation (15 pF Load)




Figure 10. Si8452 Typical V_{DD1} Supply Current vs. Data Rate 5, 3.3, and 2.70 V Operation (15 pF Load)





Figure 13. Si8452 Typical V_{DD2} Supply Current vs. Data Rate 5, 3.3, and 2.70 V Operation (15 pF Load)



**Figure 14. Propagation Delay
vs. Temperature**




Figure 15. Si84xx Time-Dependent Dielectric Breakdown

3. Errata and Design Migration Guidelines

The following errata apply to Revision A devices only. See "6. Ordering Guide" on page 29 for more details. No errata exist for Revision B devices.

3.1. Enable Pin Causes Outputs to Go Low (Revision A Only)

When using the enable pin (EN1, EN2) function on the 5-channel (Si8450/1/2) isolators, the corresponding output pin states (pin = An, Bn, where n can be 1...5) are driven to a logic low (to ground) when the enable pin is disabled (EN1 or EN2 = 0). This functionality is different from the legacy 3-channel (Si8430/1) and 4-channel (Si8440/1/2) isolators. On those devices, the isolator outputs go into a high-impedance state (Hi-Z) when the enable pin is disabled (EN1 = 0 or EN2 = 0).

3.1.1. Resolution

The enable pin functionality causing the outputs to go low is supported in production for Revision A of the Si845x devices. Revision B corrects the enable pin functionality (i.e., the outputs will go into the high-impedance state to match the legacy isolator products). Refer to the Ordering Guide sections of the data sheet(s) for more information.

3.2. Power Supply Bypass Capacitors (Revision A and Revision B)

When using the Si845x isolators with power supplies ≥ 4.5 V, sufficient VDD bypass capacitors must be present on both the VDD1 and VDD2 pins to ensure the VDD rise time is less than $0.5 \text{ V}/\mu\text{s}$ (which is $> 9 \mu\text{s}$ for a ≥ 4.5 V supply). Although rise time is power supply dependent, $\geq 1 \mu\text{F}$ capacitors are required on both power supply pins (VDD1, VDD2) of the isolator device.

3.2.1. Resolution

For recommendations on resolving this issue, see "2.4.1. Supply Bypass" on page 22. Additionally, refer to "6. Ordering Guide" on page 29 for current ordering information.

3.3. Latch Up Immunity (Revision A Only)

Latch up immunity generally exceeds $\pm 200 \text{ mA}$ per pin. Exceptions: Certain pins provide $< 100 \text{ mA}$ of latch-up immunity. To increase latch-up immunity on these pins, 100Ω of equivalent resistance must be included in series with *all* of the pins listed in Table 14. The 100Ω equivalent resistance can be comprised of the source driver's output resistance and a series termination resistor.

3.3.1. Resolution


This issue has been corrected with Revision B of the device. Refer to the Ordering Guide for more information.

Table 14. Affected Ordering Part Numbers (Revision A Only)

Affected Ordering Part Numbers*	Device Revision	Pin#	Name	Pin Type
Si8450SV-A-IS/IS1, Si8451SV-A-IS/IS1, Si8452SV-A-IS/IS1	A	2	A1	Input
		6	A5	Input or Output
		10	EN2	Input
		14	B2	Output
Si8455SV-A-IS/IS1	A	2	A1	Input
		6	A5	Input
		14	B2	Output

***Note:** SV = Speed Grade/Isolation Rating (AA, AB, BA, BB).


4. Pin Descriptions (Si8450/51/52)



Name	SOIC-16 Pin#	Type	Description
V _{DD1}	1	Supply	Side 1 power supply.
A1	2	Digital Input	Side 1 digital input.
A2	3	Digital Input	Side 1 digital input.
A3	4	Digital Input	Side 1 digital input.
A4	5	Digital I/O	Side 1 digital input or output.
A5	6	Digital I/O	Side 1 digital input or output.
EN1/NC*	7	Digital Input	Side 1 active high enable. NC on Si8450.
GND1	8	Ground	Side 1 ground.
GND2	9	Ground	Side 2 ground.
EN2	10	Digital Input	Side 2 active high enable.
B5	11	Digital I/O	Side 2 digital input or output.
B4	12	Digital I/O	Side 2 digital input or output.
B3	13	Digital Output	Side 2 digital output.
B2	14	Digital Output	Side 2 digital output.
B1	15	Digital Output	Side 2 digital output.
V _{DD2}	16	Supply	Side 2 power supply.

***Note:** No Connect. These pins are not internally connected. They can be left floating, tied to V_{DD} or tied to GND.

5. Pin Descriptions (Si8455)



Name	SOIC-16 Pin#	Type	Description*
V _{DD1}	1	Supply	Side 1 power supply.
GND1	2	Ground	Side 1 ground.
A1	3	Digital Input	Side 1 digital input.
A2	4	Digital Input	Side 1 digital input.
A3	5	Digital Input	Side 1 digital input.
A4	6	Digital Input	Side 1 digital input.
A5	7	Digital Input	Side 1 digital input.
GND1	8	Ground	Side 1 ground.
GND2	9	Ground	Side 2 ground.
B5	10	Digital Output	Side 2 digital output.
B4	11	Digital Output	Side 2 digital output.
B3	12	Digital Output	Side 2 digital output.
B2	13	Digital Output	Side 2 digital output.
B1	14	Digital Output	Side 2 digital output.
GND2	15	Ground	Side 2 ground.
V _{DD2}	16	Supply	Side 2 power supply.

***Note:** For narrow-body devices, Pin 2 and Pin 8 GND must be externally connected to respective ground. Pin 9 and Pin 15 must also be connected to external ground.

6. Ordering Guide

These devices are not recommended for new designs. Please see the Si865x data sheet for replacement options.

Table 15. Ordering Guide for Valid OPNs¹

Ordering Part Number (OPN)	Alternative Part Number (APN)	Number of Inputs VDD1 Side	Number of Inputs VDD2 Side	Maximum Data Rate (Mbps)	Isolation Rating	Package Type
Revision B Devices ²						
Si8450AA-B-IS1	Si8650AB-B-IS1	5	0	1	1 kVrms	NB SOIC-16
Si8450BA-B-IS1	Si8650BB-B-IS1	5	0	150		
Si8451AA-B-IS1	Si8651AB-B-IS1	4	1	1		
Si8451BA-B-IS1	Si8651BB-B-IS1	4	1	150		
Si8452AA-B-IS1	Si8652AB-B-IS1	3	2	1		
Si8452BA-B-IS1	Si8652BB-B-IS1	3	2	150		
Si8455BA-B-IS1	Si8655BB-B-IS1	5	0	150		
Si8450AB-B-IS1	Si8650AB-B-IS1	5	0	1	2.5 kVrms	NB SOIC-16
Si8450BB-B-IS1	Si8650BB-B-IS1	5	0	150		
Si8451AB-B-IS1	Si8651AB-B-IS1	4	1	1		
Si8451BB-B-IS1	Si8651BB-B-IS1	4	1	150		
Si8452AB-B-IS1	Si8652AB-B-IS1	3	2	1		
Si8452BB-B-IS1	Si8652BB-B-IS1	3	2	150		
Si8455BB-B-IS1	Si8655BB-B-IS1	5	0	150		
Notes:						
1. All packages are RoHS-compliant. Moisture sensitivity level is MSL2A with peak reflow temperature of 260 °C according to the JEDEC industry standard classifications and peak solder temperature.						
2. Revision A and Revision B devices are supported for existing designs.						

Table 15. Ordering Guide for Valid OPNs¹ (Continued)

Ordering Part Number (OPN)	Alternative Part Number (APN)	Number of Inputs VDD1 Side	Number of Inputs VDD2 Side	Maximum Data Rate (Mbps)	Isolation Rating	Package Type
Revision A Devices ²						
Si8450AA-A-IS1	Si8650AB-B-IS1	5	0	1	1 kVrms	NB SOIC-16
Si8450BA-A-IS1	Si8650BB-B-IS1	5	0	150		
Si8451AA-A-IS1	Si8651AB-B-IS1	4	1	1		
Si8451BA-A-IS1	Si8651BB-B-IS1	4	1	150		
Si8452AA-A-IS1	Si8652AB-B-IS1	3	2	1		
Si8452BA-A-IS1	Si8652BB-B-IS1	3	2	150		
Si8455BA-A-IS1	Si8655BB-B-IS1	5	0	150		
Si8450AB-A-IS1	Si8650AB-B-IS1	5	0	1	2.5 kVrms	NB SOIC-16
Si8450BB-A-IS1	Si8650BB-B-IS1	5	0	150		
Si8451AB-A-IS1	Si8651AB-B-IS1	4	1	1		
Si8451BB-A-IS1	Si8651BB-B-IS1	4	1	150		
Si8452AB-A-IS1	Si8652AB-B-IS1	3	2	1		
Si8452BB-A-IS1	Si8652BB-B-IS1	3	2	150		
Si8455BB-A-IS1	Si8655BB-B-IS1	5	0	150		
Notes:						
1. All packages are RoHS-compliant. Moisture sensitivity level is MSL2A with peak reflow temperature of 260 °C according to the JEDEC industry standard classifications and peak solder temperature.						
2. Revision A and Revision B devices are supported for existing designs.						

7. Package Outline: 16-Pin Narrow Body SOIC

Figure 16 illustrates the package details for the Si845x in a 16-pin narrow-body SOIC (SO-16). Table 16 lists the values for the dimensions shown in the illustration.




Figure 16. 16-pin Small Outline Integrated Circuit (SOIC) Package

Table 16. Package Diagram Dimensions

Dimension	Min	Max
A	—	1.75
A1	0.10	0.25
A2	1.25	—
b	0.31	0.51
c	0.17	0.25
D	9.90 BSC	
E	6.00 BSC	
E1	3.90 BSC	
e	1.27 BSC	
L	0.40	1.27
L2	0.25 BSC	

Table 16. Package Diagram Dimensions (Continued)

Dimension	Min	Max
h	0.25	0.50
θ	0°	8°
aaa	0.10	
bbb	0.20	
ccc	0.10	
ddd	0.25	
Notes: 1. All dimensions shown are in millimeters (mm) unless otherwise noted. 2. Dimensioning and Tolerancing per ANSI Y14.5M-1994. 3. This drawing conforms to the JEDEC Solid State Outline MS-012, Variation AC. 4. Recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.		

8. Land Pattern: 16-Pin Narrow Body SOIC

Figure 17 illustrates the recommended land pattern details for the Si845x in a 16-pin narrow-body SOIC. Table 17 lists the values for the dimensions shown in the illustration.





Figure 17. 16-Pin Narrow Body SOIC PCB Land Pattern

Table 17. 16-Pin Narrow Body SOIC Land Pattern Dimensions

Dimension	Feature	(mm)
C1	Pad Column Spacing	5.40
E	Pad Row Pitch	1.27
X1	Pad Width	0.60
Y1	Pad Length	1.55
Notes: 1. This Land Pattern Design is based on IPC-7351 pattern SOIC127P600X165-16N for Density Level B (Median Land Protrusion). 2. All feature sizes shown are at Maximum Material Condition (MMC) and a card fabrication tolerance of 0.05 mm is assumed.		

9. Top Marking: 16-Pin Narrow Body SOIC

9.1. 16-Pin Narrow Body SOIC Top Marking



9.2. Top Marking Explanation

Table 18. 16-Pin Narrow Body SOIC Top Marking Table

Line 1 Marking:	Base Part Number Ordering Options (See Ordering Guide for more information).	Si84 = Isolator product series XY = Channel Configuration X = # of data channels (5, 4, 3, 2, 1) Y = # of reverse channels (2, 1, 0)* S = Speed Grade A = 1 Mbps; B = 150 Mbps V = Insulation rating A = 1 kV; B = 2.5 kV
Line 2 Marking:	Circle = 1.2 mm Diameter	"e3" Pb-Free Symbol
	YY = Year WW = Work Week	Assigned by the Assembly House. Corresponds to the year and work week of the mold date.
	TTTTTT = Mfg code	Manufacturing Code from Assembly Purchase Order form.
	Circle = 1.2 mm diameter	"e3" Pb-Free Symbol.
*Note: Si8455 has 0 reverse channels.		

DOCUMENT CHANGE LIST

Revision 0.1 to Revision 0.2

- Updated all specs to reflect latest silicon.
- Added "3. Errata and Design Migration Guidelines" on page 26.
- Added "9. Top Marking: 16-Pin Narrow Body SOIC" on page 34.

Revision 0.2 to Revision 1.0

- Updated document to reflect availability of Revision B silicon.
- Updated Tables 3, 4, and 5.
 - Updated all supply currents and channel-channel skew.
- Updated Table 2.
 - Updated absolute maximum supply voltage.
- Updated Table 7.
 - Updated clearance and creepage dimensions.
- Updated Table 12.
 - Updated Note 7.
- Updated Table 13.
 - Updated Note 3.
- Updated "3. Errata and Design Migration Guidelines" on page 26.
- Updated "6. Ordering Guide" on page 29.

Revision 1.0 to Revision 1.1

- Updated Tables 3, 4, and 5.
 - Updated notes in both tables to reflect output impedance of 85 Ω .
 - Updated rise and fall time specifications.
 - Updated CMTI value.

Revision 1.1 to Revision 1.2

- Updated document throughout to include MSL improvements to MSL2A.
- Updated "6. Ordering Guide" on page 29.
 - Updated Note 1 in ordering guide table to reflect improvement and compliance to MSL2A moisture sensitivity level.

Revision 1.2 to Revision 1.3

- Updated "Features" on page 1.
- Moved Tables 1 and 2 to page 4.
- Updated Tables 6, 7, 8, and 9.
- Updated Table 12 footnotes.
- Added Figure 15, "Si84xx Time-Dependent Dielectric Breakdown," on page 25.

Revision 1.3 to Revision 1.4

- Removed wide-body SOIC-16 package information and references throughout document.
- Updated "2.4.1. Supply Bypass" on page 22.
- Added Figure 7, "Recommended Bypass Components for the Si84xx Digital Isolator Family," on page 22.
- Updated "3.2. Power Supply Bypass Capacitors (Revision A and Revision B)" on page 26.

Revision 1.4 to Revision 1.5

- Updated "6. Ordering Guide" on page 29 to include new title note and "Alternative Part Number (APN)" column.

CONTACT INFORMATION

Silicon Laboratories Inc.

400 West Cesar Chavez
Austin, TX 78701
Tel: 1+(512) 416-8500
Fax: 1+(512) 416-9669
Toll Free: 1+(877) 444-3032

Please visit the Silicon Labs Technical Support web page:
<https://www.silabs.com/support/pages/contacttechnicalsupport.aspx>
and register to submit a technical support request.

Not Recommended
for New Designs

Patent Notice

Silicon Labs invests in research and development to help our customers differentiate in the market with innovative low-power, small size, analog-intensive mixed-signal solutions. Silicon Labs' extensive patent portfolio is a testament to our unique approach and world-class engineering team.

The information in this document is believed to be accurate in all respects at the time of publication but is subject to change without notice. Silicon Laboratories assumes no responsibility for errors and omissions, and disclaims responsibility for any consequences resulting from the use of information included herein. Additionally, Silicon Laboratories assumes no responsibility for the functioning of undescribed features or parameters. Silicon Laboratories reserves the right to make changes without further notice. Silicon Laboratories makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Silicon Laboratories assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. Silicon Laboratories products are not designed, intended, or authorized for use in applications intended to support or sustain life, or for any other application in which the failure of the Silicon Laboratories product could create a situation where personal injury or death may occur. Should Buyer purchase or use Silicon Laboratories products for any such unintended or unauthorized application, Buyer shall indemnify and hold Silicon Laboratories harmless against all claims and damages.

Silicon Laboratories and Silicon Labs are trademarks of Silicon Laboratories Inc.
Other products or brandnames mentioned herein are trademarks or registered trademarks of their respective holders.