Features

- Single Voltage Operation
 - 5V Read
 - 5V Reprogramming
- Fast Read Access Time 90 ns
- Internal Erase/Program Control
- Sector Architecture
 - One 8K Words (16K bytes) Boot Block with Programming Lockout
 - Two 8K Words (16K bytes) Parameter Blocks
 - One 232K Words (464K bytes) Main Memory Array Block
- Fast Sector Erase Time 10 seconds
- Word-By-Word Programming 50 μs/Word
- Hardware Data Protection
- DATA Polling For End Of Program Detection
- Low Power Dissipation
 - 50 mA Active Current
 - 300 μA CMOS Standby Current
- Typical 10,000 Write Cycles

Description


The AT49F4096 is a 5-volt-only, 4 megabit Flash Memory organized as 256K words of 16 bits each. Manufactured with Atmel's advanced nonvolatile CMOS technology, the device offers access times to 90 ns with power dissipation of just 275 mW. When deselected, the CMOS standby current is less than $300 \, \mu A$.

(continued)

Pin Configurations

Pin Name	Function
A0 - A17	Addresses
CE	Chip Enable
ŌE	Output Enable
WE	Write Enable
RESET	Reset
I/O0 - I/O15	Data Inputs/Outputs
NC	No Connect

TSOP Top View Type 1



SOIC (SOP)

NC	d	1	\neg	44	Ъ	RESET
NC	Ь	2		43	þ	WE
A17	d	3		42	þ	A8
Α7	d	4		41	þ	A9
A6	d	5		40	þ	A10
A5	₫	6		39	Ь	A11
A4	d	7		38	þ	A12
АЗ	Ь	8		37	Ь	A13
A2	d	9		36	Ь	A14
A1	d	10		35	þ	A15
A0	П	11		34	þ	A16
CE	d	12		33	þ	NC
GND	d	13		32	þ	GND
ŌE		14		31	þ	I/O15
I/O0	d	15		30	þ	I/O7
I/O8	d	16		29	þ	I/O14
I/O1		17		28	þ	I/O6
I/O9	d	18		27	þ	I/O13
I/O2	d	19		26	þ	I/O5
/010	d	20		25	þ	I/O12
I/O3	d	21		24	þ	I/O4
I/O11	d	22		23	þ	VCC

4 Megabit (256K x 16) 5-volt Only CMOS Flash Memory

Preliminary

0569C





Description (Continued)

To allow for simple in-system reprogrammability, the AT49F4096 does not require high input voltages for programming. Five-volt-only commands determine the read and programming operation of the device. Reading data out of the device is similar to reading from an EPROM; it has standard CE, OE, and WE inputs to avoid bus contention. Reprogramming the AT49F4096 is performed by first erasing a block of data and then programming on a word-by-word basis.


The device is erased by executing the erase command sequence; the device internally controls the erase operation. The memory is divided into three blocks for erase operations. There are two 8K word parameter block sections and one sector consisting of the boot block and the main

Block Diagram

memory array block. The AT49F4096 is programmed on a word-by-word basis.

The device has the capability to protect the data in the boot block; this feature is enabled by a command sequence. Once the boot block programming lockout feature is enabled, the data in the boot block cannot be changed when input levels of 5.5 volts or less are used. The typical number of program and erase cycles is in excess of 10,000 cycles.

The optional 8K word boot block section includes a reprogramming lock out feature to provide data integrity. The boot sector is designed to contain user secure code, and when the feature is enabled, the boot sector is protected from being reprogrammed.



Device Operation

READ: The AT49F4096 is accessed like an EPROM. When CE and OE are low and WE is high, the data stored at the memory location determined by the address pins is asserted on the outputs. The outputs are put in the high impedance state whenever CE or OE is high. This dual-line control gives designers flexibility in preventing bus contention.

COMMAND SEQUENCES: When the device is first powered on it will be reset to the read or standby mode depending upon the state of the control line inputs. In order to perform other device functions, a series of command sequences are entered into the device. The command sequences are shown in the Command Definitions table (I/O8 - I/O15 are don't care inputs for the command codes). The command sequences are written by applying a low pulse on the WE or CE input with CE or WE low (respectively) and OE high. The address is latched on the falling edge of CE or WE, whichever occurs last. The data is latched by the first rising edge of CE or WE. Standard microprocessor write timings are used. The address locations used in the command sequences are not affected by entering the command sequences.

RESET: A RESET input pin is provided to ease some system applications. When RESET is at a logic high level, the device is in its standard operating mode. A low level on the RESET input halts the present device operation and puts the outputs of the device in a high impedance state. When a high level is reasserted on the RESET pin, the device returns to the Read or Standby mode, depending upon the state of the control inputs. By applying a 12V \pm 0.5V input signal to the RESET pin the boot block array can be reprogrammed even if the boot block program lock-out feature has been enabled (see Boot Block Programming Lockout Override section).

ERASURE: Before a word can be reprogrammed, it must be erased. The erased state of the memory bits is a logical "1". The entire device can be erased at one time by using a 6-byte software code.

After the software chip erase has been initiated, the device will internally time the erase operation so that no external clocks are required. The maximum time needed to erase the whole chip is tec.

(continued)

Device Operation (Continued)

CHIP ERASE: If the boot block lockout has been enabled, the Chip Erase function is disabled; sector erases for the parameter blocks and main memory block will still operate. After the full chip erase the device will return back to read mode. Any command during chip erase will be ignored.

SECTOR ERASE: As an alternative to a full chip erase, the device is organized into three sectors that can be individually erased. There are two 8K word parameter block sections and one sector consisting of the boot block and the main memory array block. The Sector Erase command is a six bus cycle operation. The sector address is latched on the falling WE edge of the sixth cycle while the 30H data input command is latched at the rising edge of \overline{WE} . The sector erase starts after the rising edge of \overline{WE} of the sixth cycle. The erase operation is internally controlled; it will automatically time to completion. When the boot block programming lockout feature is not enabled, the boot block and the main memory block will erase together (from the same sector erase command). Once the boot region has been protected, only the main memory array sector will erase when its sector erase command is issued.

WORD PROGRAMMING: Once a memory block is erased, it is programmed (to a logical "0") on a word-byword basis. Programming is accomplished via the internal device command register and is a 4 bus cycle operation. The device will automatically generate the required internal program pulses.

Any commands written to the chip during the embedded programming cycle will be ignored. If a hardware reset happens during programming, the data at the location being programmed will be corrupted. Please note that a data "0" cannot be programmed back to a "1"; only erase operations can convert "0"s to "1"s. Programming is completed after the specified tbp cycle time. The DATA polling feature may also be used to indicate the end of a program cycle.

BOOT BLOCK PROGRAMMING LOCKOUT: The device has one designated block that has a programming lockout feature. This feature prevents programming of data in the designated block once the feature has been enabled. The size of the block is 8K words. This block, referred to as the boot block, can contain secure code that is used to bring up the system. Enabling the lockout feature will allow the boot code to stay in the device while data in the rest of the device is updated. This feature does not have to be activated; the boot block's usage as a write protected region is optional to the user. The address range of the boot block is 00000H to 01FFFH.

Once the feature is enabled, the data in the boot block can no longer be erased or programmed when input levels of 5.5V or less are used. Data in the main memory block can still be changed through the regular programming method. To activate the lockout feature, a series of six program commands to specific addresses with specific data must be performed. Please refer to the Command Definitions table.

BOOT BLOCK LOCKOUT DETECTION: A software method is available to determine if programming of the boot block section is locked out. When the device is in the software product identification mode (see Software Product Identification Entry and Exit sections) a read from address location 00002H will show if programming the boot block is locked out. If the data on I/O0 is low, the boot block can be programmed; if the data on I/O0 is high, the program lockout feature has been enabled and the block cannot be programmed. The software product identification exit code should be used to return to standard operation.

BOOT BLOCK PROGRAMMING LOCKOUT OVER-

RIDE: The user can <u>override</u> the boot block programming lockout by taking the RESET pin to 12 volts. By doing this protected boot block data can be altered through a <u>chip</u> <u>erase</u>, sector erase or word programming. When the RESET pin is brought back to TTL levels the boot block programming lockout feature is again active.

PRODUCT IDENTIFICATION: The product identification mode identifies the device and manufacturer as Atmel. It may be accessed by hardware or software operation. The hardware operation mode can be used by an external programmer to identify the correct programming algorithm for the Atmel product.

For details, see Operating Modes (for hardware operation) or Software Product Identification. The manufacturer and device code is the same for both modes.

DATA POLLING: The AT49F4096 features DATA polling to indicate the end of a program cycle. During a program cycle an attempted read of the last byte loaded will result in the complement of the loaded data on I/O7. Once the program cycle has been completed, true data is valid on all outputs and the next cycle may begin. During a chip or sector erase operation, an attempt to read the device will give a "0" on I/O7. Once the program or erase cycle has completed, true data will be read from the device. DATA polling may begin at any time during the program cycle.

TOGGLE BIT: In addition to DATA polling the AT49F4096 provides another method for determining the end of a program or erase cycle. During a program or erase operation, successive attempts to read data from the device will result in I/O6 toggling between one and zero. Once the program cycle has completed, I/O6 will stop toggling and valid data will be read. Examining the toggle bit may begin at any time during a program cycle.

(continued)





Device Operation (Continued)

HARDWARE DATA PROTECTION: Hardware features protect against inadvertent programs to the AT49F4096 in the following ways: (a) Vcc sense: if Vcc is below 3.8V (typical), the program function is inhibited. (b) VCC power on delay: once V_{CC} has reached the V_{CC} sense level, the device will automatically time out 10 ms (typical) before programming. (c) Program inhibit: holding any one of OE low, CE high or WE high inhibits program cycles. (d) Noise filter: pulses of less than 15 ns (typical) on the WE or \overline{CE} inputs will not initiate a program cycle.

Command Definition (in Hex) (1)

Command Sequence	Bus Cycles	1st Cy	Bus cle	2nd Cy		3rd Cy		4th Cy	Bus cle	5th I Cy		6th E	
		Addr	Data	Addr	Data	Addr	Data	Addr	Data	Addr	Data	Addr	Data
Read	1	Addr	D _{OUT}										
Chip Erase	6	5555	AA	2AAA	55	5555	80	5555	AA	2AAA	55	5555	10
Sector Erase	6	5555	AA	2AAA	55	5555	80	5555	AA	2AAA	55	SA (4, 5)	30
Word Program	4	5555	AA	2AAA	55	5555	A0	Addr	D _{IN}				
Boot Block Lockout ⁽²⁾	6	5555	AA	2AAA	55	5555	80	5555	AA	2AAA	55	5555	40
Product ID Entry	3	5555	AA	2AAA	55	5555	90						
Product ID Exit ⁽³⁾	3	5555	AA	2AAA	55	5555	F0						
Product ID Exit ⁽³⁾	1	XXXX	F0										

- Notes: 1. The DATA FORMAT in each bus cycle is as follows: I/O15 - I/O8 (Don't Care); I/O7 - I/O0 (Hex)
 - 2. The 8K word boot sector has the address range 00000H to 01FFFH.
 - 3. Either one of the Product ID Exit commands can be used.
 - 4. SA = sector addresses:
 - SA = 03XXX for PARAMETER BLOCK 1
 - SA = 05XXX for PARAMETER BLOCK 2
 - SA = 3FXXX for MAIN MEMORY ARRAY
- 5. When the boot block programming lockout feature is not enabled, the boot block and the main memory block will erase together (from the same sector erase command). Once the boot region has been protected, only the main memory array sector will erase when its sector erase command is issued.

Absolute Maximum Ratings*

Tampagati ya Unday Dian	55°C to 1405°C
Temperature Under Bias	55 0 10 +125 0
Storage Temperature	65°C to +150°C
All Input Voltages (including NC Pins) with Respect to Ground	0.6V to +6.25V
All Output Voltages with Respect to Ground0.	.6V to V _{CC} + 0.6V
Voltage on OE with Respect to Ground	0.6V to +13.5V

*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

DC and AC Operating Range

		AT49F4096-90	AT49F4096-12
Operating Temperature (Case)	Com.	0°C - 70°C	0°C - 70°C
	Ind.	-40°C - 85°C	-40°C - 85°C
V _{CC} Power Supply		5V ± 10%	5V ± 10%

Operating Modes

Mode	CE	OE	WE	RESET	Ai	I/O
Read	VIL	VIL	ViH	VIH	Ai	Dout
Program/Erase (2)	VIL	VIH	V_{IL}	VIH	Ai	DIN
Standby/Write Inhibit	VIH	X ⁽¹⁾	Χ	VIH	X	High Z
Program Inhibit	Χ	Χ	V_{IH}	VIH		
Program Inhibit	Χ	VIL	Χ	VIH		
Output Disable	Χ	VIH	Χ	VIH		High Z
Reset	Χ	Χ	Χ	VIL	Χ	High Z
Product Identification						
Hardware	VIL	VIL	ViH	VIH	A1 - A17 = VIL, A9 = V _H , ⁽³⁾ A0 = V _{IL}	Manufacturer Code (4)
Tialuwale	VIL	VIL	VIH	VIH	A1 - A17 = V_{IL} , A9 = V_{H} , ⁽³⁾ A0 = V_{IH}	Device Code ⁽⁴⁾
Software ⁽⁵⁾				\/	A0 = VIL, A1 - A17 = V _{IL}	Manufacturer Code (4)
Sultware (9)				V _{IH}	$A0 = V_{IH}, A1 - A17 = V_{IL}$	Device Code (4)

Notes: 1. X can be V_{IL} or V_{IH}.

2. Refer to AC Programming Waveforms.

3. $V_H = 12.0V \pm 0.5V$.

- 4. Manufacturer Code: 1FH, Device Code: 92H
- 5. See details under Software Product Identification Entry/Exit.

DC Characteristics

Symbol	Parameter	Condition	Min	Max	Units
ILI	Input Load Current	V _{IN} = 0V to V _{CC}		10	μΑ
ILO	Output Leakage Current	$V_{I/O} = 0V$ to V_{CC}		10	μΑ
I _{SB1}	V _{CC} Standby Current CMOS	$\overline{\text{CE}}$ = Vcc - 0.3V to Vcc		300	μΑ
I _{SB2}	Vcc Standby Current TTL	CE = 2.0V to Vcc		3	mA
Icc (1)	Vcc Active Current	$f = 5 \text{ MHz}$; $I_{OUT} = 0 \text{ mA}$		50	mA
VIL	Input Low Voltage			0.8	V
VIH	Input High Voltage		2.0		V
VoL	Output Low Voltage	I _{OL} = 2.1 mA		.45	V
VoH1	Output High Voltage	I _{OH} = -400 μA	2.4		V
V _{OH2}	Output High Voltage CMOS	I _{OH} = -100 μA; V _{CC} = 4.5V	4.2		V

Note: 1. In the erase mode, I_{CC} is 90 mA.






AC Read Characteristics

		AT49F4096-90		AT49F4096-12		
Symbol	Parameter	Min	Max	Min	Max	Units
tACC	Address to Output Delay		90		120	ns
tce (1)	CE to Output Delay		90		120	ns
toE (2)	OE to Output Delay	0	40	0	50	ns
t _{DF} (3, 4)	CE or OE to Output Float	0	25	0	30	ns
tон	Output Hold from OE, CE or Address, whichever occurred first	0		0		ns


AC Read Waveforms (1, 2, 3, 4)



Notes: 1. $\overline{\text{CE}}$ may be delayed up to t_{ACC} - t_{CE} after the address transition without impact on t_{ACC} .


- 2. OE may be delayed up to tce toe after the falling edge of CE without impact on tce or by tacc toe after an address change without impact on tacc .
- 3. t_{DF} is specified from \overline{OE} or \overline{CE} whichever occurs first $(C_L = 5 \text{ pF})$.
- 4. This parameter is characterized and is not 100% tested.

Input Test Waveforms and Measurement Level



 t_R , $t_F < 5$ ns

Output Test Load



Pin Capacitance $(f = 1 \text{ MHz}, T = 25^{\circ}\text{C})^{(1)}$

	Тур	Max	Units	Conditions
CIN	4	6	pF	$V_{IN} = 0V$
C _{OUT}	8	12	pF	$V_{OUT} = 0V$


Note: 1. This parameter is characterized and is not 100% tested.

AC Word Load Characteristics


Symbol	Parameter	Min	Max	Units
tas, toes	Address, OE Set-up Time	10		ns
tah	Address Hold Time	50		ns
tcs	Chip Select Set-up Time	0		ns
tch	Chip Select Hold Time	0		ns
twp	Write Pulse Width (WE or CE)	90		ns
t _{DS}	Data Set-up Time	50		ns
tDH, tOEH	Data, OE Hold Time	10		ns
twpH	Write Pulse Width High	90		ns

AC Word Load Waveforms

WE Controlled



CE Controlled









Program Cycle Characteristics

Symbol	Parameter	Min	Max	Units
t _{BP}	Word Programming Time		50	μs
tas	Address Set-up Time	10		ns
tah	Address Hold Time	50		ns
t _{DS}	Data Set-up Time	50		ns
tDH	Data Hold Time	10		ns
twp	Write Pulse Width	90		ns
twph	Write Pulse Width High	90		ns
tEC	Erase Cycle Time		10	seconds

Program Cycle Waveforms



Sector or Chip Erase Cycle Waveforms



Note:

- 1. \overline{OE} must be high only when \overline{WE} and \overline{CE} are both low.
- 2. For chip erase, the address should be 5555. For sector erase, the address depends on what sector is to be erased. (See note 4 under command definitions.)
- 3. For chip erase, the data should be 10_{H} , and for sector erase, the data should be 30_{H} .


Data Polling Characteristics (1)

Symbol	Parameter	Min	Тур	Max	Units
t _{DH}	Data Hold Time	10			ns
toeh	OE Hold Time	10			ns
toE	OE to Output Delay (2)				ns
twR	Write Recovery Time	0			ns

Notes: 1. These parameters are characterized and not 100% tested.

2. See toe spec in AC Read Characteristics.

Data Polling Waveforms




Toggle Bit Characteristics (1)

Symbol	Parameter	Min	Тур	Max	Units
t _{DH}	Data Hold Time	10			ns
toeh	OE Hold Time	10			ns
toE	OE to Output Delay (2)				ns
toehp	OE High Pulse	150			ns
twR	Write Recovery Time	0			ns

Notes: 1. These parameters are characterized and not 100% tested.

2. See toE spec in AC Read Characteristics.

Toggle Bit Waveforms (1, 2, 3)



Notes: 1. Toggling either \overline{OE} or \overline{CE} or both \overline{OE} and \overline{CE} will operate toggle bit. The t_{OEHP} specification must be met by the toggling input(s).


2. Beginning and ending state of I/O6 will vary.

3. Any address location may be used but the address should not vary.






Software Product Identification Entry (1)



Software Product (1, 6)



Notes for software product identification:

- Data Format: I/O15 I/O8 (Don't Care); I/O7 I/O0 (Hex) Address Format: A14 - A0 (Hex).
- 2. $A1 A17 = V_{IL}$.


powered down.

Manufacture Code is read for $A0 = V_{IL}$; Device Code is read for $A0 = V_{IH}$.

- Device Code is read for A0 = V_{IH}.

 3. The device does not remain in identification mode if
- 4. The device returns to standard operation mode.
- 5. Manufacturer Code: 1FH Device Code: 92H
- 6. Either one of the Product ID Exit commands can be used.

Boot Block Lockout Enable Algorithm



Notes for boot block lockout feature enable:

- Data Format: I/O15 I/O8 (Don't Care); I/O7 I/O0 (Hex) Address Format: A14 - A0 (Hex).
- 2. Boot block lockout feature enabled.

Ordering Information (1)

tACC	Icc (mA)		Ordonina Codo	Daalaana	Out and the Danier	
(ns)	Active	Standby	Ordering Code	Package	Operation Range	
90	50	0.3	AT49F4096-90TC AT49F4096-90RC	48T 44R	Commercial (0° to 70°C)	
	50	0.3	AT49F4096-90TI AT49F4096-90RI	48T 44R	Industrial (-40° to 85°C)	
120	50	0.3	AT49F4096-12TC AT49F4096-12RC	48T 44R	Commercial (0° to 70°C)	
	50	0.3	AT49F4096-12TI AT49F4096-12RI	48T 44R	Industrial (-40° to 85°C)	

Note: 1. The AT49F4096 has as optional boot block feature. The part number shown in the Ordering Information table is for devices with the boot block in the lower address range (i.e., 00000H to 01FFFH). Users requiring the boot block to be in the higher address range should contact Atmel.

Package Type		
48T	48 Lead, Thin Small Outline Package (TSOP)	
44R	44 Lead, 0.525" Wide, Plastic Gull Wing Small Outline Package (SOIC)	

