




## Pin Configurations



5326 drw 02



5326 tbl 02a

## Pin Description

|                  |                   |       |
|------------------|-------------------|-------|
| A0 – A15         | Address Inputs    | Input |
| $\overline{CS}$  | Chip Select       | Input |
| $\overline{WE}$  | Write Enable      | Input |
| $\overline{OE}$  | Output Enable     | Input |
| $\overline{BHE}$ | High Byte Enable  | Input |
| $\overline{BLE}$ | Low Byte Enable   | Input |
| I/O0 – I/O15     | Data Input/Output | I/O   |
| VDD              | 2.5V Power        | Power |
| VSS              | Ground            | Gnd   |

5326 tbl 01

## Truth Table<sup>(1)</sup>

| $\overline{CS}$ | $\overline{OE}$ | $\overline{WE}$ | $\overline{BLE}$ | $\overline{BHE}$ | I/O0-I/O7           | I/O8-I/O15          | Function             |
|-----------------|-----------------|-----------------|------------------|------------------|---------------------|---------------------|----------------------|
| H               | X               | X               | X                | X                | High-Z              | High-Z              | Deselected – Standby |
| L               | L               | H               | L                | H                | DATA <sub>OUT</sub> | High-Z              | Low Byte Read        |
| L               | L               | H               | H                | L                | High-Z              | DATA <sub>OUT</sub> | High Byte Read       |
| L               | L               | H               | L                | L                | DATA <sub>OUT</sub> | DATA <sub>OUT</sub> | Word Read            |
| L               | X               | L               | L                | L                | DATA <sub>IN</sub>  | DATA <sub>IN</sub>  | Word Write           |
| L               | X               | L               | L                | H                | DATA <sub>IN</sub>  | High-Z              | Low Byte Write       |
| L               | X               | L               | H                | L                | High-Z              | DATA <sub>IN</sub>  | High Byte Write      |
| L               | H               | H               | X                | X                | High-Z              | High-Z              | Outputs Disabled     |
| L               | X               | X               | H                | H                | High-Z              | High-Z              | Outputs Disabled     |

5326 tbl 02

### NOTE:

1. H = V<sub>H</sub>, L = V<sub>IL</sub>, X = Don't care.

## Absolute Maximum Ratings<sup>(1)</sup>

| Symbol                             | Rating                                       | Value                        | Unit |
|------------------------------------|----------------------------------------------|------------------------------|------|
| V <sub>DD</sub>                    | Supply Voltage Relative to V <sub>SS</sub>   | -0.3 to +3.6                 | V    |
| V <sub>IN</sub> , V <sub>OUT</sub> | Terminal Voltage Relative to V <sub>SS</sub> | -0.3 to V <sub>DD</sub> +0.3 | V    |
| T <sub>BIAS</sub>                  | Temperature Under Bias                       | -55 to +125                  | °C   |
| T <sub>STG</sub>                   | Storage Temperature                          | -55 to +125                  | °C   |
| P <sub>T</sub>                     | Power Dissipation                            | 1.25                         | W    |
| I <sub>OUT</sub>                   | DC Output Current                            | 50                           | mA   |

**NOTE:**

5326 tbl 03

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

## Capacitance

(T<sub>A</sub> = +25°C, f = 1.0MHz)

| Symbol          | Parameter <sup>(1)</sup> | Conditions             | Max. | Unit |
|-----------------|--------------------------|------------------------|------|------|
| C <sub>IN</sub> | Input Capacitance        | V <sub>IN</sub> = 3dV  | 6    | pF   |
| C <sub>IO</sub> | I/O Capacitance          | V <sub>OUT</sub> = 3dV | 7    | pF   |

**NOTE:**

5326 tbl 06

- This parameter is guaranteed by device characterization, but not production tested.

## DC Electrical Characteristics

(V<sub>DD</sub> = Min. to Max., Commercial and Industrial Temperature Ranges)

| Symbol          | Parameter              | Test Condition                                                                                                    | IDT71T016SA |      | Unit |
|-----------------|------------------------|-------------------------------------------------------------------------------------------------------------------|-------------|------|------|
|                 |                        |                                                                                                                   | Min.        | Max. |      |
| I <sub>LI</sub> | Input Leakage Current  | V <sub>DD</sub> = Max., V <sub>IN</sub> = V <sub>SS</sub> to V <sub>DD</sub>                                      | —           | 5    | μA   |
| I <sub>LO</sub> | Output Leakage Current | V <sub>DD</sub> = Max., $\overline{CS}$ = V <sub>IH</sub> , V <sub>OUT</sub> = V <sub>SS</sub> to V <sub>DD</sub> | —           | 5    | μA   |
| V <sub>OL</sub> | Output Low Voltage     | I <sub>OL</sub> = 2.0mA, V <sub>DD</sub> = Min.                                                                   | —           | 0.7  | V    |
| V <sub>OH</sub> | Output High Voltage    | I <sub>OH</sub> = 2.0mA, V <sub>DD</sub> = Min.                                                                   | 1.7         | —    | V    |

## DC Electrical Characteristics<sup>(1,2)</sup>

(V<sub>DD</sub> = Min. to Max., V<sub>LC</sub> = 0.2V, V<sub>HC</sub> = V<sub>DD</sub> - 0.2V)

| Symbol           | Parameter                                                                                                                                       | 71T016SA10          |     | 71T016SA12 |     | 71T016SA15 |     | 71T016SA20 |     | Unit |
|------------------|-------------------------------------------------------------------------------------------------------------------------------------------------|---------------------|-----|------------|-----|------------|-----|------------|-----|------|
|                  |                                                                                                                                                 | Com'l               | Ind | Com'l      | Ind | Com'l      | Ind | Com'l      | Ind |      |
| I <sub>CC</sub>  | Dynamic Operating Current<br>$\overline{CS} \leq V_{LC}$ , Outputs Open, V <sub>DD</sub> = Max., f = f <sub>MAX</sub> <sup>(3)</sup>            | Max.                | 160 | 150        | 160 | 130        | 130 | 120        | 120 | mA   |
|                  |                                                                                                                                                 | Typ. <sup>(4)</sup> | 90  | 85         | —   | 80         | —   | 80         | —   |      |
| I <sub>SB</sub>  | Dynamic Standby Power Supply Current<br>$\overline{CS} \geq V_{HC}$ , Outputs Open, V <sub>DD</sub> = Max., f = f <sub>MAX</sub> <sup>(3)</sup> | 45                  | 40  | 45         | 35  | 35         | 30  | 30         | 30  | mA   |
| I <sub>SB1</sub> | Full Standby Power Supply Current (static)<br>$\overline{CS} \geq V_{HC}$ , Outputs Open, V <sub>DD</sub> = Max., f = 0 <sup>(3)</sup>          | 10                  | 15  | 15         | 15  | 15         | 15  | 15         | 15  | mA   |

**NOTES:**

- All values are maximum guaranteed values.
- All inputs switch between 0.2V (Low) and V<sub>DD</sub> - 0.2V (High).
- f<sub>MAX</sub> = 1/t<sub>RC</sub> (all address inputs are cycling at f<sub>MAX</sub>); f = 0 means no address input lines are changing.
- Typical values are measured at 2.5V, 25°C and with equal read and write cycles. This parameter is guaranteed by device characterization but is not production tested.

5326 tbl 8

## Recommended Operating Temperature and Supply Voltage

| Grade      | Temperature    | V <sub>SS</sub> | V <sub>DD</sub> |
|------------|----------------|-----------------|-----------------|
| Commercial | 0°C to +70°C   | 0V              | See Below       |
| Industrial | -40°C to +85°C | 0V              | See Below       |

5326 tbl 04

## Recommended DC Operating Conditions

| Symbol          | Parameter          | Min.                | Typ. | Max.                                | Unit |
|-----------------|--------------------|---------------------|------|-------------------------------------|------|
| V <sub>DD</sub> | Supply Voltage     | 2.375               | 2.5  | 2.625                               | V    |
| V <sub>SS</sub> | Ground             | 0                   | 0    | 0                                   | V    |
| V <sub>IH</sub> | Input High Voltage | 1.7                 | —    | V <sub>DD</sub> +0.3 <sup>(1)</sup> | V    |
| V <sub>IL</sub> | Input Low Voltage  | -0.3 <sup>(2)</sup> | —    | 0.7                                 | V    |

**NOTES:**

5326 tbl 05


- V<sub>IH</sub> (max) = V<sub>DD</sub> + 1.0V a.c. (pulse width less than tc<sub>yc</sub>/2) for I ≤ 20 mA, once per cycle.
- V<sub>IL</sub> (min) = -1.0V a.c. (pulse width less than tc<sub>yc</sub>/2) for I ≤ 20 mA, once per cycle.

## AC Test Conditions

|                               |                       |
|-------------------------------|-----------------------|
| Input Pulse Levels            | 0V to 2.5V            |
| Input Rise/Fall Times         | 1.5ns                 |
| Input Timing Reference Levels | (V <sub>DD</sub> /2)  |
| Output Reference Levels       | (V <sub>DD</sub> /2)  |
| AC Test Load                  | See Figure 1, 2 and 3 |


5326 tbl 09

## AC Test Loads



5326 drw 03


Figure 1. AC Test Load



5326 drw 04

\*Including jig and scope capacitance.

Figure 2. AC Test Load  
(for t<sub>CLZ</sub>, t<sub>OLZ</sub>, t<sub>CHZ</sub>, t<sub>OHZ</sub>, t<sub>OW</sub>, and t<sub>WHZ</sub>)



5326 drw 05

Figure 3. Output Capacitive Derating

## AC Electrical Characteristics (V<sub>DD</sub> = Min. to Max., Commercial and Industrial Temperature Ranges)


| Symbol                          | Parameter                              | 71T016SA10 <sup>(2)</sup> |      | 71T016SA12 |      | 71T016SA15 |      | 71T016SA20 |      | Unit |
|---------------------------------|----------------------------------------|---------------------------|------|------------|------|------------|------|------------|------|------|
|                                 |                                        | Min.                      | Max. | Min.       | Max. | Min.       | Max. | Min.       | Max. |      |
| READ CYCLE                      |                                        |                           |      |            |      |            |      |            |      |      |
| t <sub>RC</sub>                 | Read Cycle Time                        | 10                        | —    | 12         | —    | 15         | —    | 20         | —    | ns   |
| t <sub>AA</sub>                 | Address Access Time                    | —                         | 10   | —          | 12   | —          | 15   | —          | 20   | ns   |
| t <sub>ACS</sub>                | Chip Select Access Time                | —                         | 10   | —          | 12   | —          | 15   | —          | 20   | ns   |
| t <sub>CLZ</sub> <sup>(1)</sup> | Chip Select Low to Output in Low-Z     | 4                         | —    | 4          | —    | 5          | —    | 5          | —    | ns   |
| t <sub>CHZ</sub> <sup>(1)</sup> | Chip Select High to Output in High-Z   | —                         | 5    | —          | 6    | —          | 6    | —          | 8    | ns   |
| t <sub>OE</sub>                 | Output Enable Low to Output Valid      | —                         | 5    | —          | 6    | —          | 7    | —          | 8    | ns   |
| t <sub>OLZ</sub> <sup>(1)</sup> | Output Enable Low to Output in Low-Z   | 0                         | —    | 0          | —    | 0          | —    | 0          | —    | ns   |
| t <sub>OHZ</sub> <sup>(1)</sup> | Output Enable High to Output in High-Z | —                         | 5    | —          | 6    | —          | 6    | —          | 8    | ns   |
| t <sub>OH</sub>                 | Output Hold from Address Change        | 4                         | —    | 4          | —    | 4          | —    | 4          | —    | ns   |
| t <sub>BE</sub>                 | Byte Enable Low to Output Valid        | —                         | 5    | —          | 6    | —          | 7    | —          | 8    | ns   |
| t <sub>BLZ</sub> <sup>(1)</sup> | Byte Enable Low to Output in Low-Z     | 0                         | —    | 0          | —    | 0          | —    | 0          | —    | ns   |
| t <sub>BHZ</sub> <sup>(1)</sup> | Byte Enable High to Output in High-Z   | —                         | 5    | —          | 6    | —          | 6    | —          | 8    | ns   |
| WRITE CYCLE                     |                                        |                           |      |            |      |            |      |            |      |      |
| t <sub>WC</sub>                 | Write Cycle Time                       | 10                        | —    | 12         | —    | 15         | —    | 20         | —    | ns   |
| t <sub>AW</sub>                 | Address Valid to End of Write          | 7                         | —    | 8          | —    | 10         | —    | 12         | —    | ns   |
| t <sub>CW</sub>                 | Chip Select Low to End of Write        | 7                         | —    | 8          | —    | 10         | —    | 12         | —    | ns   |
| t <sub>BW</sub>                 | Byte Enable Low to End of Write        | 7                         | —    | 8          | —    | 10         | —    | 12         | —    | ns   |
| t <sub>AS</sub>                 | Address Set-up Time                    | 0                         | —    | 0          | —    | 0          | —    | 0          | —    | ns   |
| t <sub>WR</sub>                 | Address Hold from End of Write         | 0                         | —    | 0          | —    | 0          | —    | 0          | —    | ns   |
| t <sub>WP</sub>                 | Write Pulse Width                      | 7                         | —    | 8          | —    | 10         | —    | 12         | —    | ns   |
| t <sub>DW</sub>                 | Data Valid to End of Write             | 5                         | —    | 6          | —    | 7          | —    | 9          | —    | ns   |
| t <sub>DH</sub>                 | Data Hold Time                         | 0                         | —    | 0          | —    | 0          | —    | 0          | —    | ns   |
| t <sub>OW</sub> <sup>(1)</sup>  | Write Enable High to Output in Low-Z   | 3                         | —    | 3          | —    | 3          | —    | 3          | —    | ns   |
| t <sub>WHZ</sub> <sup>(1)</sup> | Write Enable Low to Output in High-Z   | —                         | 5    | —          | 6    | —          | 6    | —          | 8    | ns   |

### NOTES:

1. This parameter is guaranteed with the AC Load (Figure 2) by device characterization, but is not production tested.
2. 0°C to +70°C temperature range only.

5326 tbl 10

## Timing Waveform of Read Cycle No. 1<sup>(1,2,3)</sup>




### NOTES:

1.  $\overline{WE}$  is HIGH for Read Cycle.
2. Device is continuously selected,  $\overline{CS}$  is LOW.
3.  $\overline{OE}$ ,  $\overline{BHE}$ , and  $\overline{BLE}$  are LOW.

5326 dr w 06

## Timing Waveform of Read Cycle No. 2<sup>(1)</sup>




5326 drw 07

### NOTES:

1.  $\overline{WE}$  is HIGH for Read Cycle.
2. Address must be valid prior to or coincident with the later of  $\overline{CS}$ ,  $\overline{BHE}$ , or  $\overline{BLE}$  transition LOW; otherwise  $t_{AA}$  is the limiting parameter.
3. Transition is measured  $\pm 200\text{mV}$  from steady state.

## Timing Waveform of Write Cycle No. 1 ( $\overline{WE}$ Controlled Timing)<sup>(1,2,4)</sup>




5326 drw 08


### NOTES:

1. A write occurs during the overlap of a LOW  $\overline{CS}$ , LOW  $\overline{BHE}$  or  $\overline{BLE}$ , and a LOW  $\overline{WE}$ .
2.  $\overline{OE}$  is continuously HIGH. If during a  $\overline{WE}$  controlled write cycle  $\overline{OE}$  is LOW,  $t_{WP}$  must be greater than or equal to  $t_{WHZ} + t_{DW}$  to allow the I/O drivers to turn off and data to be placed on the bus for the required  $t_{OW}$ . If  $\overline{OE}$  is HIGH during a  $\overline{WE}$  controlled write cycle, this requirement does not apply and the minimum write pulse is as short as the specified  $t_{WP}$ .
3. During this period, I/O pins are in the output state, and input signals must not be applied.
4. If the  $\overline{CS}$  LOW or  $\overline{BHE}$  and  $\overline{BLE}$  LOW transition occurs simultaneously with or after the  $\overline{WE}$  LOW transition, the outputs remain in a high-impedance state.
5. Transition is measured  $\pm 200\text{mV}$  from steady state.

## Timing Waveform of Write Cycle No. 2 ( $\overline{\text{CS}}$ Controlled Timing)<sup>(1,4)</sup>



## Timing Waveform of Write Cycle No. 3 ( $\overline{\text{BHE}}$ , $\overline{\text{BLE}}$ Controlled Timing)<sup>(1,4)</sup>



### NOTES:

1. A write occurs during the overlap of a LOW  $\overline{\text{CS}}$ , LOW  $\overline{\text{BHE}}$  or  $\overline{\text{BLE}}$ , and a LOW  $\overline{\text{WE}}$ .
2.  $\overline{\text{OE}}$  is continuously HIGH. If during a  $\overline{\text{WE}}$  controlled write cycle  $\overline{\text{OE}}$  is LOW,  $t_{WP}$  must be greater than or equal to  $t_{WHZ} + t_{OW}$  to allow the I/O drivers to turn off and data to be placed on the bus for the required  $t_{OW}$ . If  $\overline{\text{OE}}$  is HIGH during a  $\overline{\text{WE}}$  controlled write cycle, this requirement does not apply and the minimum write pulse is as short as the specified  $t_{WP}$ .
3. During this period, I/O pins are in the output state, and input signals must not be applied.
4. If the  $\overline{\text{CS}}$  LOW or  $\overline{\text{BHE}}$  and  $\overline{\text{BLE}}$  LOW transition occurs simultaneously with or after the  $\overline{\text{WE}}$  LOW transition, the outputs remain in a high-impedance state.
5. Transition is measured  $\pm 200\text{mV}$  from steady state.

**74VHC00 Part Number Breakdown:**

- IDT**: Manufacturer
- 71T016**: Device Type
- SA**: Power
- XX**: Speed
  - 10, 12, 15, 20: Speed in nanoseconds
- XXX**: Package
  - Blank, I: Commercial (0°C to +70°C), Industrial (-40°C to +85°C)
  - Y, PH, BF: 400-mil SOJ (SO44-1), 400-mil TSOP Type II (SO44-2), 7.0 x 7.0 mm FBGA (BF48-1)
- X**: Process/Temperature Range

5326 drw 11



## Datasheet Document History

| <u>Rev</u> | <u>Date</u> | <u>Page</u>    | <u>Description</u>                                                                                                                                                                                                     |
|------------|-------------|----------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 0          | 08/23/01    |                | Created new datasheet                                                                                                                                                                                                  |
| 1          | 04/16/04    | p. 1-8<br>p. 3 | Updated datasheet to full release version.<br>Updated overshoot and undershoot specifications and typical DC electrical characteristics.                                                                               |
| 2          | 07/14/08    | p. 1,2,6,7     | Corrected pin labels output enable, chip select, write enable, high and low byte enables to be $\overline{OE}$ , $\overline{CS}$ , $\overline{WE}$ , $\overline{BHE}$ , $\overline{BLE}$ to reflect active low nature. |



**CORPORATE HEADQUARTERS**  
6024 Silver Creek Valley Road  
San Jose, CA 95138

**for SALES:**  
800-345-7015 or  
408-284-8200  
fax: 408-284-2775  
[www.idt.com](http://www.idt.com)

**for Tech Support:**  
[ipchelp@idt.com](mailto:ipchelp@idt.com)  
800-345-7015

The IDT logo is a registered trademark of Integrated Device Technology, Inc.