

MOS INTEGRATED CIRCUIT μ PD75P0076

4-BIT SINGLE-CHIP MICROCONTROLLER

The μ PD75P0076 replaces the μ PD750068's internal mask ROM with a one-time PROM and features expanded ROM capacity.

Because the μ PD75P0076 supports programming by users, it is suitable for use in prototype testing for system development using the μ PD750064, 750066, and 750068 products, and for use in small-lot production.

Detailed information about function is provided in the following user's manual.

Be sure to read it before designing: $\mu PD750068$ User's Manual: U10670E

FEATURES

- \bigcirc Compatible with μ PD750068
- O Memory capacity:

PROM: 16384 x 8 bitsRAM: 512 x 4 bits

- \odot Can operate with same power supply voltage as the mask ROM version μ PD750068 V_{DD} = 1.8 to 5.5 V
- On-chip A/D converter capable of low-voltage operation (AVREF = 1.8 to 5.5 V)
- O Small shrink SOP package

8-bit resolution x 8 channels

ORDERING INFORMATION

Part Number	Package
μPD75P0076CU	42-pin plastic shrink DIP (600 mil, 1.778-mm pitch)
μ PD75P0076GT	42-pin plastic shrink SOP (375 mil, 0.8-mm pitch)

Caution On-chip pull-up resistors by mask option cannot be provided.

The information in this document is subject to change without notice.



Functional Outline

	Parameter		Function		
Instruction	Instruction execution time		 0.95, 1.91, 3.81, 15.3 μs (@ 4.19 MHz with main system clock) 0.67, 1.33, 2.67, 10.7 μs (@ 6.0 MHz with main system clock) 122 μs (@ 32.768 kHz with subsystem clock) 		
On-chip	memory	PROM	16384 x 8 bits		
		RAM	512 x 4 bits		
General-	purpose regis	ter	4-bit operation: 8 x 4 banks8-bit operation: 4 x 4 banks		
Input/ output	CMOS inpu	ıt	12 Connections of on-chip pull-up resistors can be specified by software: 7 Also used for analog input pins: 4		
port	CMOS inpu	ıt/output	12 Connections of on-chip pull-up resistors can be specified by software: 12 Also used for analog input pins: 4		
	N-ch open- input/outpu		8 13-V withstand voltage		
	Total		32		
Timer	Timer		4 channels • 8-bit timer/event counter: 2 channels (can be used as the 16-bit timer/event counter) • 8-bit basic interval timer/watchdog timer: 1 channel • Watch timer: 1 channel		
Serial int	erface		3-wire serial I/O mode ··· MSB or LSB can be selected for transferring first bit 2-wire serial I/O mode		
A/D conv	erter		8-bit resolution x 8 channels (1.8 V ≤ AV _{REF} ≤ V _{DD})		
Bit seque	ential buffer		16 bits		
Clock ou	tput (PCL)		 Φ, 1.05 MHz, 262 kHz, 65.5 kHz (@ 4.19 MHz with main system clock) Φ, 1.5 MHz, 375 kHz, 93.8 kHz (@ 6.0 MHz with main system clock) 		
Buzzer o	utput (BUZ)		2, 4, 32 kHz (@ 4.19 MHz with main system clock or @ 32.768 kHz with subsystem clock) 2.93, 5.86, 46.9 kHz (@ 6.0 MHz with main system clock)		
Vectored	interrupts		External: 3, Internal: 4		
Test inpu	ıt		External: 1, Internal: 1		
System clock oscillator		r	Ceramic or crystal oscillator for main system clock oscillation Crystal oscillator for subsystem clock oscillation		
Standby	function		STOP/HALT mode		
Operating	g ambient temp	perature	$T_A = -40 \text{ to } +85 ^{\circ}\text{C}$		
Power su	upply voltage		V _{DD} = 1.8 to 5.5 V		
Package			42-pin plastic shrink DIP (600 mil, 1.778-mm pitch) 42-pin plastic shrink SOP (375 mil, 0.8-mm pitch)		




CONTENTS

	1.	PIN CONFIGURATION (Top View)	4
	2.	BLOCK DIAGRAM	5
	3.	PIN FUNCTIONS	6
		3.1 Port Pins	6
		3.2 Non-port Pins	
		3.3 Equivalent Circuits for Pins	9
		3.4 Handling of Unused Pins	12
	4.	SWITCHING BETWEEN Mk I AND Mk II MODES	13
		4.1 Difference betweens Mk I Mode and Mk II Mode	
		4.2 Setting of Stack Bank Selection (SBS) Register	14
	5.	DIFFERENCES BETWEEN μ PD75P0076 AND μ PD750064, 750066 AND 750068	15
	6.	MEMORY CONFIGURATION	16
	7.	INSTRUCTION SET	18
	8.	ONE-TIME PROM (PROGRAM MEMORY) WRITE AND VERIFY	29
		8.1 Operation Modes for Program Memory Write/Verify	29
		8.2 Steps in Program Memory Write Operation	30
		8.3 Steps in Program Memory Read Operation	
		8.4 One-time PROM Screening	32
7	9.	ELECTRICAL SPECIFICATIONS	33
7	10.	CHARACTERISTICS CURVES (REFERENCE VALUES)	49
	11.	PACKAGE DRAWINGS	51
r	12.	RECOMMENDED SOLDERING CONDITIONS	53
	AP	PENDIX A DIFFERENCES AMONG μ PD75068, 750068 AND 75P0076	54
	AP	PENDIX B DEVELOPMENT TOOLS	55
	AP	PENDIX C RELATED DOCUMENTS	58



1. PIN CONFIGURATION (Top View)

- 42-pin plastic shrink DIP (600 mil, 1.778-mm pitch) μ PD75P0076CU
- 42-pin plastic shrink SOP (375 mil, 0.8-mm pitch) μ PD75P0076GT




In normal operation mode, make sure to connect VPP directly to VDD.

Pin Identification

AN0 to AN7	: Analog Input 0 to 7	P110 to P113	: Port 11
AVREF	: Analog Reference	PCL	: Programmable Clock
AVss	: Analog Ground	PTO0, PTO1	: Programmable Timer Output 0, 1
BUZ	: Buzzer Clock	RESET	: Reset Input
D0 to D7	: Data Bus 0 to 7	SB0, SB1	: Serial Data Bus 0, 1
INTO, INT1, INT4	: External Vectored Interrupt 0, 1, 4	SCK	: Serial Clock
INT2	: External Test Input 2	SI	: Serial Input
KR0 to KR3	: Key Return	SO	: Serial Output
MD0 to MD3	: Mode Selection 0 to 3	TIO, TI1	: Timer Input 0, 1
P00 to P03	: Port 0	V _D D	: Positive Power Supply
P10 to P13	: Port 1	VPP	: Programmable Power Supply
P20 to P23	: Port 2	Vss	: Ground
P30 to P33	: Port 3	X1, X2	: Main System Clock Oscillation 1, 2
P40 to P43	: Port 4	XT1, XT2	: Subsystem Clock Oscillation 1, 2
P50 to P53	: Port 5		
P60 to P63	: Port 6		



2. BLOCK DIAGRAM





3. PIN FUNCTIONS

3.1 Port Pins

Pin name	I/O	Alternate function	Function	8-bit accessible	After reset	I/O circuit type ^{Note 1}
P00	I	INT4	This is a 4-bit input port (PORT0). For P01 to P03, on-chip pull-up resistors are	Not available	Input	
P01	I/O	SCK	software-specifiable in 3-bit units.	avaliable		<f>-A</f>
P02	I/O	SO/SB0				<f>-B</f>
P03	I/O	SI/SB1				<m>-C</m>
P10	1	INT0	This is a 4-bit input port (PORT1).	Not	Input	-C
P11		INT1	Connections of on-chip pull-up resistors are software-specifiable in 4-bit units. P10/INT0	available		
P12		TI1/INT2	can select a noise elimination circuit.			
P13		TIO				
P20	I/O	PTO0	This is a 4-bit I/O port (PORT2).	Not	Input	E-B
P21		PTO1	Connections of on-chip pull-up resistors are software-specifiable in 4-bit units.	available		
P22		PCL				
P23		BUZ				
P30	I/O	MD0	This is a programmable 4-bit I/O port (PORT3).	Not	Input	E-B
P31		MD1	Input and output can be specified in single-bit units. Connections of on-chip pull-up resistors	available		
P32		MD2	are software-specifiable in 4-bit units.			
P33		MD3				
P40Note 2	I/O	D0	This is an N-ch open-drain 4-bit I/O port	Available	High	
P41Note 2		D1	(PORT4). In the open-drain mode, withstands up to 13 V. Also used as data I/O pin		impedance	M-E
P42Note 2		D2	(lower 4 bits) for program memory (PROM) write/verify.			
P43Note 2		D3				
P50Note 2	I/O	D4	This is an N-ch open-drain 4-bit I/O port	-	High	
P51Note 2		D5	(PORT5). In the open-drain mode, withstands up to 13 V. Also used as data I/O pin		impedance	M-E
P52Note 2		D6	(upper 4 bits) for program memory (PROM) write/verify.			
P53 ^{Note 2}		D7				
P60	I/O	KR0/AN4	This is a programmable 4-bit I/O port (PORT6).	Not	Input	<y>-D</y>
P61		KR1/AN5	Input and output can be specified in single-bit units. Connections of on-chip pull-up resistors	available		
P62	-	KR2/AN6	are software-specifiable in 4-bit units.			
P63		KR3/AN7				
P110	1	AN0	This is a 4-bit input port (PORT11).	Not	Input	Y-A
P111		AN1		available		
P112		AN2				
P113		AN3				

Notes 1. Circuit types enclosed in brackets indicate Schmitt triggered inputs.

2. Low-level input current leakage increases when input instructions or bit manipulation instructions are executed.

6

*



3.2 Non-port Pins (1/2)

Pin name	I/O	Alternate function	Function		After reset	Circuit type ^{Note}
TIO	ı	P13	Inputs external event pulses to the timer/event		Input	-C
TI1		P12/INT2	counter.			
PTO0	0	P20	Timer/event counter output		Input	E-B
PTO1		P21				
PCL		P22	Clock output			
BUZ		P23	Optional frequency output (for system clock trimming)	buzzer output or		
SCK	I/O	P01	Serial clock I/O		Input	<f>-A</f>
SO/SB0		P02	Serial data output Serial data bus I/O			<f>-B</f>
SI/SB1		P03	Serial data input Serial data bus I/O			<m>-C</m>
INT4	I	P00	Edge detection vectored interredge and falling edge detection			
INT0	I	P10	Edge detection vectored interrupt input (detection	Noise eliminator/ asynchronous selection	Input	-C
INT1		P11	edge can be selected). INTO/P10 can select a noise eliminator.	Asynchronous		
INT2		P12/TI1	Rising edge detection testable input	Asynchronous		
KR0 to KR3	I	P60/AN4 to P63/AN7	Falling edge detection testable	e input	Input	<y>-D</y>
AN0 to AN3	I	P110 to P113	Analog signal input		Input	Y-A
AN4 to AN7		P60/KR0 to P63/KR3				<y>-D</y>
AVREF	_	_	A/D converter reference voltage	је	_	Z-N
AVss	_	_	A/D converter reference GND	potential	_	Z-N
X1	I	_	Crystal/ceramic connection pir	n for the main system	_	_
X2	_		clock oscillator. When inputting the external clock, input the external clock to pin X1, and the inverted phase of the external clock to pin X2.			
XT1	I	_	Crystal connection pin for the subsystem clock		_	_
XT2	_		oscillator. When the external external clock to pin XT1, and the external clock to pin XT2.			
			as a 1-bit input (test) pin.			

Note Circuit types enclosed in brackets indicate Schmitt triggered inputs.

*



3.2 Non-port Pins (2/2)


	Pin name	I/O	Alternate function	Function	After reset	Circuit type
	MD0 to MD3	I	P30 to 33	Mode selection for program memory (PROM) write/verify.	Input	E-B
k	D0 to D3	I/O	P40 to 43	Data bus pin for program memory (PROM) write/verify.	Input	M-E
Ł	D4 to D7		P50 to 53			
	V _{PP} Note	_	_	Programmable voltage supply in program memory (PROM) write/verify mode. In normal operation mode, connect directly to VDD. Apply +12.5 V in PROM write/verify mode.		_
	V _{DD}	_	_	Positive power supply	_	_
	Vss		_	Ground	_	_

Note During normal operation, the VPP pin will not operate normally unless connected to VDD pin.




3.3 Equivalent Circuits for Pins

The equivalent circuits for the μ PD75P0076's pin are shown in schematic diagrams below.



μPD75P0076

NEC



NEC μ PD75P0076

(3/3) TYPE Y-D TYPE Z-N AV_{REF} P.U.R. enable P-ch IN/OUT Data Type D Output disable Reference voltage Туре В ⊢<mark>-</mark> N-ch ADEN Type Y AVss P.U.R.: Pull-Up Resistor



★ 3.4 Handling of Unused Pins

Pin	Recommended connection
P00/INT4	Connect to Vss or VDD
P01/SCK	Independently connect to Vss or Vbb through
P02/SO/SB0	resistor
P03/SI/SB1	Connected to Vss
P10/INT0, P11/INT1	Connect to Vss or VDD
P12/TI1/INT2	
P13/TI0	
P20/PTO0	Input mode : independently connected to Vss
P21/PTO1	or V _{DD} through resistor
P22/PCL	Output mode : open
P23/BUZ	
P30/MD0 to P33/MD3	
P40/D0 to P43/D3	Connected to Vss
P50/D4 to P53/D7	
P60/KR0/AN4 to P63/KR3/AN7	Input mode : independently connected to Vss
	or V _{DD} through resistor
	Output mode : open
P110/AN0 to P113/AN3	Connected to Vss or VDD
XT1Note	Connect to Vss or Vdd
XT2 ^{Note}	Open
VPP	Make sure to connect directly to VDD
AVREF	Connect to Vss
AVss	

Note When the subsystem clock is not used, set SOS.0 = 1 (on-chip feedback resistor is not used).



4. SWITCHING BETWEEN Mk I AND Mk II MODES

Setting a stack bank selection (SBS) register for the μ PD75P0076 enables the program memory to be switched between the Mk I mode and the Mk II mode. This capability enables the evaluation of the μ PD750064, 750066, and 750068 using the μ PD75P0076.

When the SBS bit 3 is set to 1: sets Mk I mode (corresponds to Mk I mode of μ PD750064, 750066, and 750068) When the SBS bit 3 is set to 0: sets Mk II mode (corresponds to Mk II mode of μ PD750064, 750066, and 750068)

4.1 Differences between Mk I Mode and Mk II Mode

Table 4-1 lists the differences between the Mk I mode and the Mk II mode of the μ PD75P0076.

Table 4-1. Differences between Mk I Mode and Mk II Mode

Item		Mk I Mode Mk II Mode					
Program counter		PC13 to 0					
Program memory (bytes)		16384	16384				
Data memory (bits)	512 x 4					
Stack	Stack bank	Selectable from memory banks 0 and 1					
	Stack bytes	2 bytes	3 bytes				
Instruction	BRA !addr1 CALLA !addr1	Not provided	Provided				
Instruction	CALL !addr	3 machine cycles	4 machine cycles				
execution time CALLF !faddr		2 machine cycles	3 machine cycles				
Supported mas mode	sk ROM versions and	Mk I mode of μ PD750064, 750066, and 750068	Mk II mode of μPD750064, 750066, and 750068				

★ Caution The Mk II mode supports a program area which exceeds 16K bytes in the 75X and 75XL series. This mode enhances the software compatibility with products which have more than 16K bytes.

When the Mk II mode is selected, the number of stack bytes used in execution of a subroutine call instruction increases by 1 per stack for the usable area compared to the Mk I mode. Furthermore, when a CALL !addr, or CALLF !faddr instruction is used, each instruction takes another machine cycle. Therefore, when more importance is attached to RAM utilization or throughput than software compatibility, use the Mk I mode.




4.2 Setting of Stack Bank Selection (SBS) Register

Use the stack bank selection register to switch between the Mk I mode and the Mk II mode. Figure 4-1 shows the format for doing this.

The stack bank selection register is set using a 4-bit memory manipulation instruction. When using the Mk I mode, be sure to initialize the stack bank selection register to $100xB^{Note}$ at the beginning of the program. When using the Mk II mode, be sure to initialize it to $000xB^{Note}$.

Note Set the desired value for x.

Figure 4-1. Format of Stack Bank Selection Register



- Cautions 1. SBS3 is set to "1" after RESET input, and consequently the CPU operates in the Mk I mode. When using instructions for the Mk II mode, set SBS3 to "0" to enter the Mk II mode before using the instructions.
 - 2. When using the Mk II mode, execute a subroutine call instruction and an interrupt instruction after RESET input and after setting the stack bank selection register.



5. DIFFERENCES BETWEEN μ PD75P0076 AND μ PD750064, 750066 AND 750068

The μ PD75P0076 replaces the internal mask ROM in the μ PD750064, 750066, and 750068 with a one-time PROM and features expanded ROM capacity. The μ PD75P0076's Mk I mode supports the Mk I mode in the μ PD750064, 750066, and 750068 and the μ PD75P0076's Mk II mode supports the Mk II mode in the μ PD750064, 750066, and 750068. Table 5-1 lists differences among the μ PD75P0076 and the μ PD750064, 750066, 750068. Be sure to check the differences between corresponding versions beforehand, especially when a PROM version is used for debugging or prototype testing of application systems and later the corresponding mask ROM version is used for full-scale production. For further description of CPU functions and internal hardware, see the μ PD750064 and 750068 Preliminary Product Information (U10165E).

Table 5-1. Differences between μ PD75P0076 and μ PD750064, 750066, 750068

Item		μPD750064	μPD750066	μPD750068	μPD75P0076	
Program counter		12-bit		13-bit	14-bit	
Program memory (bytes)		Mask ROM 4096	Mask ROM 6144	Mask ROM 8192	One-time PROM 16384	
Data memory (x 4	bits)	512				
Mask options Pull-up resistor for ports 4 and 5		Yes (on-chip spec	ifiable)		No (off chip)	
	Wait time when RESET	Yes (2 ¹⁷ /fx, 2 ¹⁵ /fx selectable) ^{Note}			No (fixed at 2 ¹⁵ /fx) ^{Note}	
	Feedback resistor of subsystem clock	Yes (Use/not use selectable)			No (Use)	
Pin configuration	Pins 6 to 9	9 P33 to P30			P33/MD3 to P30/MD0	
	Pin 20	IC			VPP	
	Pins 34 to 37	P53 to P50			P53/D7 to P53/D4	
	Pins 38 to 41	P43 to P40			P43/D3 to P40/D0	
Other		Noise resistance and noise radiation may differ due to different circuit complexities and mask layouts.				

Note 2^{17} /fx is 21.8 ms in 6.0 MHz operation and 31.3 ms in 4.19 MHz operation. 2^{15} /fx is 5.46 ms in 6.0 MHz operation and 7.81 ms in 4.19 MHz operation.

Caution Noise resistance and noise radiation are different in PROM version and mask ROM versions. If using a mask ROM version instead of the PROM version for processes between prototype development and full production, be sure to fully evaluate the CS of the mask ROM version (not ES).



6. MEMORY CONFIGURATION

7 6 MBE RBE 0000H Internal reset start address (upper 6 bits) Internal reset start address (lower 8 bits) 0002H MBE RBE INTBT/INT4 start address (upper 6 bits) CALLF INTBT/INT4 start address (lower 8 bits) !faddr instruction 0004H MBE RBE INT0 start address (upper 6 bits) entry address INT0 start address (lower 8 bits) MBE RBE 0006H INT1 start address (upper 6 bits) INT1 start address (lower 8 bits) **BRCB** !caddr instruction 0008H MBE RBE INTCSI start address (upper 6 bits) branch address INTCSI start address (lower 8 bits) 000AH MBE RBE INTT0 start address (upper 6 bits) Branch address for the following instructions INTT0 start address (lower 8 bits) • BR BCDE • BR BCXA 000CH MBE RBE INTT1 start address (upper 6 bits) • BR !addr • BRA !addr1 Note INTT1 start address (lower 8 bits) CALLA !addr1 Note 0020H CALL !addr instruction subroutine Reference table for GETI instruction entry address 007FH H0800 BR \$addr instruction relative branch address 07FFH (-15 to -1,+2 to +16) 0800H 0FFFH 1000H BRCB Branch destination !caddr instruction branch address address specified by 1FFFH GETI instruction, 2000H subroutine entry BRCB !caddr instruction branch address address 2FFFH 3000H BRCB !caddr instruction branch address 3FFFH

Figure 6-1. Program Memory Map

★ Note Can be used only in Mk II mode.

Remark For instructions other than those noted above, the "BR PCDE" and "BR PCXA" instructions can be used to branch to addresses with changes in the PC's lower 8 bits only.




Figure 6-2. Data Memory Map

Note Either memory bank 0 or 1 can be selected as the stack area.



7. INSTRUCTION SET

(1) Representation and coding formats for operands

In the instruction's operand area, use the following coding format to describe operands corresponding to the instruction's operand representations (for further description, see the RA75X Assembler Package User's Manual–Language (EEU-1363)). When there are several codes, select and use just one. Uppercase letters, and + and – symbols are key words that should be entered as they are.

For immediate data, enter an appropriate numerical value or label.

Instead of mem, fmem, pmem, bit, etc., a register flag symbol can be described as a label descriptor (for further description, see the μ PD750068 User's Manual (U10670E)). Labels that can be entered for fmem and pmem are restricted.

Representation	Coding format
reg	X, A, B, C, D, E, H, L
reg1	X, B, C, D, E, H, L
rp	XA, BC, DE, HL
rp1	BC, DE, HL
rp2	BC, DE
rp'	XA, BC, DE, HL, XA', BC', DE', HL'
rp'1	BC, DE, HL, XA', BC', DE', HL'
rpa	HL, HL+, HL-, DE, DL
rpa1	DE, DL
n4	4-bit immediate data or label
n8	8-bit immediate data or label
mem	8-bit immediate data or label ^{Note}
bit	2-bit immediate data or label
fmem	FB0H to FBFH, FF0H to FFFH immediate data or label
pmem	FC0H to FFFH immediate data or label
addr	0000H to 3FFFH immediate data or label
addr1	000H to 3FFFH immediate data or label (in Mk II mode only)
caddr	12-bit immediate data or label
faddr	11-bit immediate data or label
taddr	20H to 7FH immediate data (however, bit0 = 0) or label
PORTn	PORT0 to PORT6, PORT11
IEXXX	IEBT, IECSI, IET0, IET1, IE0 to IE2, IE4, IEW
RBn	RB0 to RB3
MBn	MB0, MB1, MB15

Note When processing 8-bit data, only even addresses can be specified.



(2) Operation legend

A : A register; 4-bit accumulator

B : B register
C : C register
D : D register
E : E register
H : H register
L : L register
X : X register

XA : Register pair (XA); 8-bit accumulator

BC : Register pair (BC)
DE : Register pair (DE)
HL : Register pair (HL)

XA' : Expansion register pair (XA')
BC' : Expansion register pair (BC')
DE' : Expansion register pair (DE')
HL' : Expansion register pair (HL')

PC : Program counter SP : Stack pointer

CY : Carry flag; bit accumulator
PSW : Program status word
MBE : Memory bank enable flag
RBE : Register bank enable flag
PORTn : Port n (n = 0 to 6, 11)

IME : Interrupt master enable flagIPS : Interrupt priority select register

IExxx : Interrupt enable flag

RBS : Register bank select register

MBS : Memory bank select register

PCC : Processor clock control register

. : Delimiter for address and bit

(xx) : Contents of address xx

xxH : Hexadecimal data



(3) Description of symbols used in addressing area

*1	MB = MBE • MBS	1
	MBS = 0, 1, 15	
*2	MB = 0	
*3	MBE = 0 : MB = 0 (000H to 07FH)	
	MB = 15 (F80H to FFFH)	Data memory addressing
	MBE = 1 : MB = MBS	
	MBS = 0, 1, 15	
*4	MB = 15, fmem = FB0H to FBFH, FF0H to FFFH	
*5	MB = 15, pmem = FC0H to FFFH	
*6	addr = 0000H to 3FFFH	
*7	addr, addr1 = (Current PC) -15 to (Current PC) -1	
	(Current PC) +2 to (Current PC) +16	
*8	caddr = 0000H to 0FFFH (PC13, 12 = 00B) or	
	1000H to 1FFFH (PC13, 12 = 01B) or	Program memory
	2000H to 2FFFH (PC13, 12 = 10B) or	addressing
	3000H to 3FFFH (PC13, 12 = 11B)	
*9	faddr = 0000H to 07FFH	
*10	taddr = 0020H to 007FH	
*11	addr1 = 0000H to 3FFFH (Mk II mode only)	

Remarks 1. MB indicates access-enabled memory banks.

- 2. In area *2, MB = 0 for both MBE and MBS.
- 3. In areas *4 and *5, MB = 15 for both MBE and MBS.
- **4.** Areas *6 to *11 indicate corresponding address-enabled areas.



(4) Description of machine cycles

S indicates the number of machine cycles required for skipping of skip-specified instructions. The value of S varies as shown below.

Note 3-byte instructions: BR !addr, BRA !addr1, CALL !addr, CALLA !addr1

Caution The GETI instruction is skipped for one machine cycle.

One machine cycle equals one cycle (= tcy) of the CPU clock Φ . Use the PCC setting to select among four cycle times.



Group	Mnemonic	Operand	No. of bytes	Machine cycle	Operation	Addressing area	Skip condition
Transfer	MOV	A, #n4	1	1	A ← n4		String-effect A
		reg1, #n4	2	2	reg1 ← n4		
		XA, #n8	2	2	XA ← n8		String-effect A
		HL, #n8	2	2	HL ← n8		String-effect B
		rp2, #n8	2	2	rp2 ← n8		
		A, @HL	1	1	$A \leftarrow (HL)$	*1	
		A, @HL+	1	2 + S	$A \leftarrow (HL)$, then $L \leftarrow L + 1$	*1	L = 0
		A, @HL-	1	2 + S	$A \leftarrow$ (HL), then $L \leftarrow L - 1$	*1	L = FH
		A, @rpa1	1	1	A ← (rpa1)	*2	
		XA, @HL	2	2	$XA \leftarrow (HL)$	*1	
		@HL, A	1	1	$(HL) \leftarrow A$	*1	
		@HL, XA	2	2	$(HL) \leftarrow XA$	*1	
		A, mem	2	2	$A \leftarrow (mem)$	*3	
		XA, mem	2	2	$XA \leftarrow (mem)$	*3	
		mem, A	2	2	$(mem) \leftarrow A$	*3	
		mem, XA	2	2	(mem) ← XA	*3	
		A, reg1	2	2	A ← reg1		
		XA, rp'	2	2	$XA \leftarrow rp'$		
		reg1, A	2	2	reg1 ← A		
		rp'1, XA	2	2	rp'1 ← XA		
	XCH	A, @HL	1	1	$A \leftrightarrow (HL)$	*1	
		A, @HL+	1	2 + S	$A \leftrightarrow (HL)$, then $L \leftarrow L + 1$	*1	L = 0
		A, @HL-	1	2 + S	$A \leftrightarrow$ (HL), then $L \leftarrow L - 1$	*1	L = FH
		A, @rpa1	1	1	A ↔ (rpa1)	*2	
		XA, @HL	2	2	$XA \leftrightarrow (HL)$	*1	
		A, mem	2	2	$A \leftrightarrow (mem)$	*3	
		XA, mem	2	2	$XA \leftrightarrow (mem)$	*3	
		A, reg1	1	1	A ↔ reg1		
		XA, rp'	2	2	$XA \leftrightarrow rp'$		
Table	MOVT	XA, @PCDE	1	3	XA ← (PC13-8 + DE)ROM		
reference		XA, @PCXA	1	3	XA ← (PC13-8 + XA)ROM		
		XA, @BCDE	1	3	$XA \leftarrow (BCDE)_{ROM^{Note}}$	*11	
		XA, @BCXA	1	3	XA ← (BCXA)ROM ^{Note}	*11	

Note As for the B register, only the lower 2 bits are valid.



Group	Mnemonic	Operand	No. of bytes	Machine cycle	Operation	Addressing area	Skip condition
Bit transfer	MOV1	CY, fmem.bit	2	2	$CY \leftarrow (fmem.bit)$	*4	
		CY, pmem.@L	2	2	$CY \leftarrow (pmem7-2 + L3-2.bit(L1-0))$	*5	
		CY, @H + mem.bit	2	2	CY ← (H + mem ₃ -0.bit)	*1	
		fmem.bit, CY	2	2	$(\text{fmem.bit}) \leftarrow \text{CY}$	*4	
		pmem.@L, CY	2	2	$(pmem7-2 + L3-2.bit(L1-0)) \leftarrow CY$	*5	
		@H + mem.bit, CY	2	2	(H + mem₃-o.bit) ← CY	*1	
Operation	ADDS	A, #n4	1	1 + S	A ← A + n4		carry
		XA, #n8	2	2 + S	$XA \leftarrow XA + n8$		carry
		A, @HL	1	1 + S	$A \leftarrow A + (HL)$	*1	carry
		XA, rp'	2	2 + S	$XA \leftarrow XA + rp'$		carry
		rp'1, XA	2	2 + S	rp'1 ← rp'1 + XA		carry
	ADDC	A, @HL	1	1	$A,CY\leftarrowA+(HL)+CY$	*1	
		XA, rp'	2	2	$XA, CY \leftarrow XA + rp' + CY$		
		rp'1, XA	2	2	$rp'1, CY \leftarrow rp'1 + XA + CY$		
	SUBS	A, @HL	1	1 + S	$A \leftarrow A - (HL)$	*1	borrow
		XA, rp'	2	2 + S	$XA \leftarrow XA - rp'$		borrow
		rp'1, XA	2	2 + S	$rp'1 \leftarrow rp'1 - XA$		borrow
	SUBC	A, @HL	1	1	$A,CY \leftarrow A - (HL) - CY$	*1	
		XA, rp'	2	2	$XA, CY \leftarrow XA - rp' - CY$		
		rp'1, XA	2	2	$rp'1, CY \leftarrow rp'1 - XA - CY$		
	AND	A, #n4	2	2	A ← A∧n4		
		A, @HL	1	1	$A \leftarrow A \Lambda(HL)$	*1	
		XA, rp'	2	2	$XA \leftarrow XA \wedge rp'$		
		rp'1, XA	2	2	rp'1 ← rp'1∧XA		
	OR	A, #n4	2	2	A ← Avn4		
		A, @HL	1	1	$A \leftarrow Av(HL)$	*1	
		XA, rp'	2	2	$XA \leftarrow XAvrp'$		
		rp'1, XA	2	2	rp'1 ← rp'1vXA		
	XOR	A, #n4	2	2	A ← A v n4		
		A, @HL	1	1	$A \leftarrow A \forall (HL)$	*1	
		XA, rp'	2	2	$XA \leftarrow XA \forall rp'$		
		rp'1, XA	2	2	rp'1 ← rp'1∀XA		



Group	Mnemonic	Operand	No. of bytes	Machine cycle	Operation	Addressing area	Skip condition
Accumulator	RORC	А	1	1	CY ← Ao, A₃ ← CY, An-1 ← An		
manipulate	NOT	А	2	2	$A \leftarrow \overline{A}$		
Increment/	INCS	reg	1	1 + S	reg ← reg + 1		reg = 0
decrement		rp1	1	1 + S	rp1 ← rp1 + 1		rp1 = 00H
		@HL	2	2 + S	(HL) ← (HL) + 1	*1	(HL) = 0
		mem	2	2 + S	(mem) ← (mem) + 1	*3	(mem) = 0
	DECS	reg	1	1 + S	reg ← reg – 1		reg = FH
		rp'	2	2 + S	rp' ← rp' − 1		rp' = FFH
Compare	SKE	reg, #n4	2	2 + S	Skip if reg = n4		reg = n4
		@HL, #n4	2	2 + S	Skip if (HL) = n4	*1	(HL) = n4
		A, @HL	1	1 + S	Skip if A = (HL)	*1	A = (HL)
		XA, @HL	2	2 + S	Skip if XA = (HL)	*1	XA = (HL)
		A, reg	2	2 + S	Skip if A = reg		A = reg
		XA, rp'	2	2 + S	Skip if XA = rp'		XA = rp'
Carry flag	SET1	CY	1	1	CY ← 1		
manipulate	CLR1	CY	1	1	CY ← 0		
	SKT	CY	1	1 + S	Skip if CY = 1		CY = 1
	NOT1	CY	1	1	$CY \leftarrow \overline{CY}$		



Group	Mnemonic	Operand	No. of bytes	Machine cycle	Operation	Addressing area	Skip condition
Memory bit	SET1	mem.bit	2	2	(mem.bit) ← 1	*3	
manipulate		fmem.bit	2	2	(fmem.bit) ← 1	*4	
		pmem.@L	2	2	(pmem7-2 + L3-2.bit(L1-0)) ← 1	*5	
		@H + mem.bit 2 2 (H + mem₃-o.bit) ← 1		(H + mem₃-o.bit) ← 1	*1		
	CLR1	mem.bit	2	2	$(mem.bit) \leftarrow 0$	*3	
		fmem.bit	2	2	$(fmem.bit) \leftarrow 0$	*4	
		pmem.@L	2	2	(pmem7-2 + L3-2.bit(L1-0)) ← 0	*5	
		@H + mem.bit	2	2	(H + mem₃-o.bit) ← 0	*1	
	SKT	mem.bit	2	2 + S	Skip if(mem.bit) = 1	*3	(mem.bit) = 1
		fmem.bit	2	2 + S	Skip if(fmem.bit) = 1	*4	(fmem.bit) = 1
		pmem.@L	2	2 + S	Skip if(pmem7-2 + L3-2.bit(L1-0)) = 1	*5	(pmem.@L) = 1
		@H + mem.bit	2	2 + S	Skip if(H + mem ₃₋₀ .bit) = 1	*1	(@H+mem.bit) = 1
	SKF	mem.bit	2	2 + S	Skip if(mem.bit) = 0	*3	(mem.bit) = 0
		fmem.bit	2	2 + S	Skip if(fmem.bit) = 0	*4	(fmem.bit) = 0
		pmem.@L	2	2 + S	Skip if(pmem7-2 + L3-2.bit(L1-0)) = 0	*5	(pmem.@L) = 0
		@H + mem.bit	2	2 + S	Skip if(H + mem ₃₋₀ .bit) = 0	*1	(@H+mem.bit) = 0
	SKTCLR	fmem.bit	2	2 + S	Skip if(fmem.bit) = 1 and clear	*4	(fmem.bit) = 1
		pmem.@L	2	2 + S	Skip if(pmem7-2 + L3-2.bit(L1-0)) = 1 and clear	*5	(pmem.@L) = 1
		@H + mem.bit	2	2 + S	Skip if(H + mem ₃₋₀ .bit) = 1 and clear	*1	(@H+mem.bit) = 1
	AND1	CY, fmem.bit	2	2	$CY \leftarrow CY_{\Lambda}(fmem.bit)$	*4	
		CY, pmem.@L	2	2	$CY \leftarrow CY \land (pmem7-2 + L3-2.bit(L1-0))$	*5	
		CY, @H + mem.bi	t 2	2	CY ← CY∧(H + mem3-0.bit)	*1	
	OR1	CY, fmem.bit	2	2	$CY \leftarrow CYv(fmem.bit)$	*4	
		CY, pmem.@L	2	2	$CY \leftarrow CYv(pmem7-2 + L3-2.bit(L1-0))$	*5	
		CY, @H + mem.bi	t 2	2	CY ← CYv(H + mem ₃₋₀ .bit)	*1	
	XOR1	CY, fmem.bit	2	2	CY ← CY∀(fmem.bit)	*4	
		CY, pmem.@L	2	2	$CY \leftarrow CY \forall (pmem7-2 + L3-2.bit(L1-0))$	*5	
		CY, @H + mem.bi	t 2	2	CY ← CY∀(H + mem ₃₋₀ .bit)	*1	



Group	Mnemonic	Operand	No. of bytes	Machine cycle	Operation	Addressing area	Skip condition
Branch	BR ^{Note 1}	addr	_	_	PC13-0 ← addr Assembler selects the most appropriate instruction among the following: BR!addr BRCB!caddr BR\$	*6	
		addr1	_	_	PC13-0 ← addr1 Assembler selects the most appropriate instruction among the following: BRA !addr1 BR !addr BRCB !caddr BR \$addr1	*11	
		!addr	3	3	PC13-0 ← addr	*6	
		\$addr	1	2	PC13-0 ← addr	*7	
		\$addr1	1	2	PC13-0 ← addr1		
		PCDE	2	3	PC13-0 ← PC13-8 + DE		
		PCXA	2	3	PC13-0 ← PC13-8 + XA		
		BCDE	2	3	PC13-0 ← BCDENote 2	*6	
		BCXA	2	3	PC13-0 ← BCXA ^{Note 2}	*6	
	BRANote 1	!addr1	3	3	PC13-0 ← addr1	*11	
	BRCB	!caddr	2	2	PC13-0 ← PC13, 12 + caddr11-0	*8	

Notes 1. Double boxes indicate support for the Mk II mode only. Other areas indicate support for the Mk I mode only.

2. As for the B register, only the lower 2 bits are valid.



Group	Mnemonic	Operand	No. of bytes	Machine cycle	Operation	Addressing area	Skip condition
Subroutine	CALLANote	!addr1	3	3	$(SP - 6)(SP - 3)(SP - 4) \leftarrow PC$ 11-0	*11	
stack control			bytes cycle Operation area Color 3 3 (SP – 6)(SP – 3)(SP – 4) ← PC11-0 *11 (SP – 5) ← 0, 0, PC13,12 (SP – 2) ← X, X, MBE, RBE PC13-0 ← addr1, SP ← SP – 6 3 3 (SP – 4)(SP – 1)(SP – 2) ← PC11-0 *6 (SP – 3) ← MBE, RBE, PC13, 12 PC13-0 ← addr, SP ← SP – 4 *6 4 (SP – 6)(SP – 3)(SP – 4) ← PC11-0 *9 (SP – 2) ← X, X, MBE, RBE PC13-0 ← addr, SP ← SP – 6 *9 2 2 (SP – 4)(SP – 1)(SP – 2) ← PC11-0 *9 (SP – 3) ← MBE, RBE, PC13, 12 PC13-0 ← 000 + faddr, SP ← SP – 4 *9 3 (SP – 6)(SP – 3)(SP – 4) ← PC11-0 (SP – 5) ← 0, 0, PC13, 12 (SP – 5) ← 0, 0, PC13, 12 (SP – 5) ← 0, 0, PC13, 12 (SP – 5) ← 0, 0, PC13, 12 (SP – 5) ← 0, 0, PC13, 12 (SP – 5) ← 0, 0, PC13, 12 (SP – 5) ← 6 1 3 MBE, RBE, PC13, 12 ← (SP + 1) PC11-0 ← (SP)(SP + 3)(SP + 2) SP ← SP + 6 4 X, X, MBE, RBE ← (SP + 4) Unc 1 3 + S MBE, RBE, PC13, 12 ← (SP + 1) Unc PC11-0 ← (SP)(SP + 3)(SP + 2) SP ← SP + 4 The state of the				
					$(SP - 2) \leftarrow X, X, MBE, RBE$	$0 \leftarrow \text{addr1}$, SP ← SP − 6 $4)(\text{SP} - 1)(\text{SP} - 2) \leftarrow \text{PC}11-0$ $3) \leftarrow \text{MBE}$, RBE, PC13, 12 $0 \leftarrow \text{addr}$, SP ← SP − 4 $6)(\text{SP} - 3)(\text{SP} - 4) \leftarrow \text{PC}11-0$ $5) \leftarrow 0$, 0, PC13, 12 $2) \leftarrow \text{X}$, X, MBE, RBE $0 \leftarrow \text{addr}$, SP ← SP − 6 $4)(\text{SP} - 1)(\text{SP} - 2) \leftarrow \text{PC}11-0$ $4 \leftarrow 000 + \text{faddr}$, SP ← SP − 4 $4 \leftarrow 000 + \text{faddr}$, SP ← SP − 4 $4 \leftarrow 000 + \text{faddr}$, SP ← SP − 4 $4 \leftarrow 000 + \text{faddr}$, SP ← SP − 6 RBE, PC13, 12 $4 \leftarrow 000 + \text{faddr}$, SP ← SP − 6 RBE, PC13, 12 ← (SP + 1) $4 \leftarrow 000 + \text{faddr}$, SP ← SP − 6 RBE, RBE ← (SP + 4) $4 \leftarrow 000 + \text{faddr}$, SP ← SP − 6 RBE, RBE ← (SP + 4) $4 \leftarrow 000 + \text{faddr}$, SP + 2) $4 \leftarrow 000 + \text{faddr}$, SP + 2) $4 \leftarrow 000 + \text{faddr}$, SP + 2) $4 \leftarrow 0000 + \text{faddr}$, SP + 2) $4 \leftarrow 0000 + \text{faddr}$, SP + 2) $4 \leftarrow 0000 + \text{faddr}$, SP + 2) $4 \leftarrow 0000 + \text{faddr}$, SP + 2) $4 \leftarrow 0000 + \text{faddr}$, SP + 2) $4 \leftarrow 0000 + \text{faddr}$, SP + 2) $4 \leftarrow 0000 + \text{faddr}$, SP + 2) $4 \leftarrow 0000 + \text{faddr}$, SP + 2) $4 \leftarrow 0000 + \text{faddr}$, SP + 2) $4 \leftarrow 0000 + \text{faddr}$, SP + 2) $4 \leftarrow 0000 + \text{faddr}$, SP + 2) $4 \leftarrow 0000 + \text{faddr}$, SP + 2) $4 \leftarrow 0000 + \text{faddr}$, SP + 3)(SP + 2) $4 \leftarrow 0000 + \text{faddr}$, SP + 4 $4 \leftarrow 0000 + \text{faddr}$, SP + 4 $4 \leftarrow 0000 + \text{faddr}$, SP + 4 $4 \leftarrow 0000 + \text{faddr}$, SP + 4 $4 \leftarrow 0000 + \text{faddr}$, SP + 2) $4 \leftarrow 0000 + \text{faddr}$, SP + 3)(SP + 2) $4 \leftarrow 0000 + \text{faddr}$, SP + 4 $4 \leftarrow 0000 + \text{faddr}$, SP + 4 $4 \leftarrow 0000 + \text{faddr}$, SP + 4 $4 \leftarrow 0000 + \text{faddr}$, SP + 4 $4 \leftarrow 0000 + \text{faddr}$, SP + 4 $4 \leftarrow 0000 + \text{faddr}$, SP + 4 $4 \leftarrow 0000 + \text{faddr}$, SP + 2) $4 \leftarrow 0000 + \text{faddr}$, SP + 3)(SP + 2) $4 \leftarrow 0000 + \text{faddr}$, SP + 4 $4 \leftarrow 0000 + \text{faddr}$, SP + 4 $4 \leftarrow 0000 + \text{faddr}$, SP + 4 $4 \leftarrow 0000 + \text{faddr}$, SP + 4 $4 \leftarrow 0000 + \text{faddr}$, SP + 4 $4 \leftarrow 0000 + \text{faddr}$, SP + 4 $4 \leftarrow 0000 + \text{faddr}$, SP + 5 $4 \leftarrow 0000 + \text{faddr}$, SP + 5 $4 \leftarrow 0000 + \text{faddr}$, SP + 5 $4 \leftarrow 0000 + \text{faddr}$, SP + 5 $4 \leftarrow 0000 + \text{faddr}$, SP + 5 $4 \leftarrow 0000 + \text{faddr}$, SP + 5 $4 \leftarrow 0000 + \text{faddr}$, SP + 5 $4 \leftarrow 0000 + \text{faddr}$, SP + 5 $4 \leftarrow 0000 + \text{faddr}$, SP + 5 $4 \leftarrow 0000 + \text{faddr}$, SP + 5 $4 \leftarrow 0000 + \text{faddr}$	
					PC13-0 ← addr1, SP ← SP − 6		
	CALLNote	!addr	3	3	$(SP - 4)(SP - 1)(SP - 2) \leftarrow PC_{11-0}$	*6	
					$(SP-3) \leftarrow MBE, RBE, PC13, 12$		
					PC13-0 ← addr, SP ← SP – 4		
				4	(SP − 6)(SP − 3)(SP − 4) ← PC11-0	1	
					(SP − 5) ← 0, 0, PC13, 12		
					$(SP-2) \leftarrow X, X, MBE, RBE$		
	PC13-0 ← addr, SP ← SP − 6						
	CALLFNote	!faddr	2	2	$(SP - 4)(SP - 1)(SP - 2) \leftarrow PC_{11-0}$	*9	
(SP − 3) ← MBE, RBE, PC13, 12							
					PC13-0 ← 000 + faddr, SP ← SP – 4		
				3	$(SP - 6)(SP - 3)(SP - 4) \leftarrow PC_{11-0}$	1	
					$(SP - 5) \leftarrow 0, 0, PC13, 12$		
					(SP – 2) ← X, X, MBE, RBE		
	RETNote		1	3			
					, , , ,		
						1	
					 		
	RETSNote		1	2 . 6			Unconditional
	KEIS		'	3+3			Officorialional
					, ,, ,, ,,		
						1	
					$PC_{11-0} \leftarrow (SP)(SP + 3)(SP + 2)$		
					0, 0, PC13, 12 ← (SP + 1)		
					SP ← SP + 6		
					then skip unconditionally	ļ	
	RETI		1	3	MBE, RBE, PC13, 12 ← (SP + 1)		
					$PC_{11-0} \leftarrow (SP)(SP + 3)(SP + 2)$		
				,	$PSW \leftarrow (SP + 4)(SP + 5), SP \leftarrow SP + 6$		
					0, 0, PC13, 12 ← SP + 1		
					$PC_{11-0} \leftarrow (SP)(SP + 3)(SP + 2)$		
					$PSW \leftarrow (SP + 4)(SP + 5), SP \leftarrow SP + 6$		

Note Double boxes indicate support for the Mk II mode only. Other areas indicate support for the Mk I mode only.



Group	Mnemonic	Operand	No. of bytes	Machine cycle	Operation	Addressing area	Skip condition
Subroutine	PUSH	rp	1	1	$(SP-1)(SP-2) \leftarrow rp, SP \leftarrow SP-2$		
stack control		BS	2	2	$(SP-1) \leftarrow MBS, (SP-2) \leftarrow RBS, SP \leftarrow SP-2$		
	POP	rp	1	1	$rp \leftarrow (SP + 1)(SP), SP \leftarrow SP + 2$		
		BS	2	2	$MBS \leftarrow (SP + 1), RBS \leftarrow (SP), SP \leftarrow SP + 2$		
Interrupt	EI		2	2	IME(IPS.3) ← 1		
control		IEXXX	2	2	IEXXX ← 1		
	DI		2	2	$IME(IPS.3) \leftarrow 0$		
		IEXXX	2	2	IEXXX ← 0		
I/O	INNote 1	A, PORTn	2	2	$A \leftarrow PORTn$ (n = 0 to 6, 11)		
		XA, PORTn	2	2	$XA \leftarrow PORTn + 1, PORTn (n = 4)$		
	OUTNote 1	PORTn, A	2	2	$PORTn \leftarrow A$ (n = 2 to 6)		
		PORTn, XA	2	2	$PORTn + 1$, $PORTn \leftarrow XA (n = 4)$		
CPU control	HALT		2	2	Set HALT Mode (PCC.2 ← 1)		
	STOP		2	2	Set STOP Mode (PCC.3 ← 1)		
	NOP		1	1	No Operation		
Special	SEL	RBn	2	2	RBS \leftarrow n (n = 0 to 3)		
C		MBn	2	2	$MBS \leftarrow n \ (n = 0, 1, 15)$		
	GETI ^{Note 2, 3}	taddr	1	3	When using TBR instruction	*10	
					PC13-0 ← (taddr)5-0 + (taddr + 1)		
					When using TCALL instruction	-	
					(SP − 4)(SP − 1)(SP − 2) ← PC ₁₁₋₀		
					(SP − 3) ← MBE, RBE, PC13, 12		
					PC13-0 ← (taddr)5-0 + (taddr + 1)		
					SP ← SP − 4		
					When using instruction other than TBR or TCALL Execute (taddr)(taddr + 1) instructions		Determined by referenced instruction
			1	3	When using TBR instruction	*10	
					PC13-0 ← (taddr)5-0 + (taddr + 1)		
				4	When using TCALL instruction		
					(SP − 6)(SP − 3)(SP − 4) ← PC ₁₁₋₀		
					(SP − 5) ← 0, 0, PC13, 12		
					$(SP-2) \leftarrow X, X, MBE, RBE$		
			1		PC13-0 ← (taddr)5-0 + (taddr + 1)		
					SP ← SP − 6		
				3	When using instruction other than TBR or TCALL Execute (taddr)(taddr + 1) instructions		Determined by referenced instruction

Notes 1. Before executing the IN or OUT instruction, set MBE to 0 or 1 and set MBS to 15.

- 2. TBR and TCALL instructions are assembler pseudo-instructions for the GETI instruction's table definitions.
- 3. Double box indicates support for the Mk II mode only. Other areas indicate support for the Mk I mode only.



8. ONE-TIME PROM (PROGRAM MEMORY) WRITE AND VERIFY

The program memory in the μ PD75P0076 is a 16384 x 8-bit electronic write-enabled one-time PROM. The pins listed in the table below are used for this PROM's write/verify operations. Clock input from the X1 pins is used instead of address input as a method for updating addresses.

Pin name	Function
VPP	Pin (usually VDD) where programming voltage is applied during program memory write/verify
X1, X2	Clock input pin for address updating during program memory write/verify. Input the X1 pin's inverted signal to the X2 pin.
MD0 to MD3	Operation mode selection pin for program memory write/verify
D0/P40 to D3/P43 (lower 4) D4/P50 to D7/P53 (upper 4)	8-bit data I/O pin for program memory write/verify
VDD	Pin where power supply voltage is applied. Power voltage range for normal operation is 1.8 to 5.5 V. Apply 6 V for program memory write/verify.

Caution Pins not used for program memory write/verify should be handled as follows.

- All unused pins except XT2 Connect to Vss via a pull-down resistor
- XT2 pin Leave open

8.1 Operation Modes for Program Memory Write/Verify

When +6 V is applied to the μ PD75P0076's V_{DD} pin and +12.5 V is applied to its V_{PP} pin, program memory write/verify modes are in effect. Furthermore, the following detailed operation modes can be specified by setting pins MD0 to MD3 as shown below.

O	peration mod	de speci	fication			Operation mode
VPP	VDD	MD0	MD1	MD2	MD3	
+12.5 V	+6 V	Н	L	Н	L	Zero-clear program memory address
		L	Н	Н	Н	Write mode
		L	L	Н	Н	Verify mode
		Н	Х	Н	Н	Program inhibit mode

X: L or H




8.2 Steps in Program Memory Write Operation

High-speed program memory write can be executed via the following steps.

- (1) Pull down unused pins to Vss via resistors. Set the X1 pin to low.
- (2) Apply +5 V to the VDD and VPP pins.
- (3) Wait 10 μ s.
- (4) Zero-clear mode for program memory addresses.
- (5) Apply +6 V to VDD and +12.5 V to VPP.
- (6) Write data using 1-ms write mode.
- (7) Verify mode. If write is verified, go to step (8) and if write is not verified, go back to steps (6) to (7).
- (8) X [= number of write operations from steps (6) to (7)] x 1 ms additional write
- (9) 4 pulse inputs to the X1 pin updates (increments +1) the program memory address.
- (10) Repeat steps (6) to (9) until the last address is completed.
- (11) Zero-clear mode for program memory addresses.
- (12) Apply +5 V to the VDD and VPP pins.
- (13) Power supply OFF

The following diagram illustrates steps (2) to (9).






8.3 Steps in Program Memory Read Operation

The μ PD75P0076 can read out the program memory contents via the following steps.

- (1) Pull down unused pins to Vss via resistors. Set the X1 pin to low.
- (2) Apply +5 V to the V_{DD} and V_{PP} pins.
- (3) Wait 10 μ s.
- (4) Zero-clear mode for program memory addresses.
- (5) Apply +6 V to VDD and +12.5 V to VPP.
- (6) Verify mode. When a clock pulse is input to the X1 pin, data is output sequentially to one address at a time based on a cycle of four pulse inputs.
- (7) Zero-clear mode for program memory addresses.
- (8) Apply +5 V to the VDD and VPP pins.
- (9) Power supply OFF

The following diagram illustrates steps (2) to (7).



8.4 One-Time PROM Screening

Due to its structure, the one-time PROM cannot be fully tested before shipment by NEC. Therefore, NEC recommends the screening process, that is, after the required data is written to the PROM and the PROM is stored under the high-temperature conditions shown below, the PROM should be verified.

Storage temperature	Storage time
125 °C	24 hours



★ 9. ELECTRICAL SPECIFICATIONS

ABSOLUTE MAXIMUM RATINGS ($T_A = 25^{\circ}C$)

Parameter	Symbol	Test Conditions	Rating	Unit
Power supply voltage	V _{DD}		-0.3 to +7.0	V
PROM power supply voltage	V _{PP}		-0.3 to +13.5	٧
Input voltage	V _{I1}	Except ports 4, 5	−0.3 to V _{DD} +0.3	V
	V _{I2}	Ports 4, 5 (N-ch open drain)	-0.3 to +14	V
Output voltage	Vo		-0.3 to V _{DD} +0.3	V
Output current high	Іон	Per pin	-10	mA
		Total of all pins	-30	mA
Output current low	loL	Per pin	30	mA
		Total of all pins	220	mA
Operating ambient temperature	Та		-40 to +85	°C
Storage temperature	T _{stg}		-65 to +150	°C

Caution If any of the parameters exceeds the absolute maximum ratings, even momentarily, the reliability of the product may be impaired. The absolute maximum ratings are values that may physically damage the products. Be sure to use the products within the ratings.

CAPACITANCE (TA = 25°C, VDD = 0 V)

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
Input capacitance	Cin	f = 1 MHz			15	pF
Output capacitance	Соит	Unmeasured pins returned to 0 V.			15	pF
I/O capacitance	Сю				15	pF



MAIN SYSTEM CLOCK OSCILLATOR CHARACTERISTICS (TA = -40 to +85°C, VDD = 1.8 to 5.5 V)

Resonator	Recommended constant	Parameter	Test conditions	MIN.	TYP.	MAX.	Unit
Ceramic	X1 X2	Oscillation		1.0		6.0 ^{Note 2}	MHz
resonator		frequency (fx)Note 1					
	C1	Oscillation	After V _{DD} reaches oscil-			4	ms
	i	stabilization timeNote 3	lation voltage range MIN.				
Crystal	X1 X2	Oscillation		1.0		6.0 ^{Note 2}	MHz
resonator		frequency (fx) Note 1					
	C1 + III + C2	Oscillation	V _{DD} = 4.5 to 5.5 V			10	ms
	1	stabilization timeNote 3				30	
External		X1 input		1.0		6.0 ^{Note 2}	MHz
clock	X1 X2	frequency (fx)Note 1					
	Å	X1 input high-/low-level width (txH, txL)		83.3		500	ns

- **Notes 1.** The oscillation frequency and X1 input frequency indicate characteristics of the oscillator only. For the instruction execution time, refer to AC Characteristics.
 - 2. When the power supply voltage is $1.8 \text{ V} \le \text{V}_{DD} < 2.7 \text{ V}$ and the oscillation frequency is $4.19 \text{ MHz} < \text{fx} \le 6.0 \text{ MHz}$, setting the processor clock control register (PCC) to 0011 results in 1 machine cycle being less than the required 0.95 μ s. Therefore, set PCC to a value other than 0011.
 - 3. The oscillation stabilization time is necessary for oscillation to stabilize after applying V_{DD} or releasing the STOP mode.

Caution When using the main system clock oscillator, wiring in the area enclosed with the dotted line should be carried out as follows to avoid an adverse effect from wiring capacitance.

- Wiring should be as short as possible.
- · Wiring should not cross other signal lines.
- Wiring should not be placed close to a varying high current.
- The potential of the oscillator capacitor ground should be the same as Vss.
- Do not ground it to the ground pattern in which a high current flows.
- Do not fetch a signal from the oscillator.



SUBSYSTEM CLOCK OSCILLATOR CHARACTERISTICS (TA = -40 to +85°C, VDD = 1.8 to 5.5 V)

Resonator	Recommended constant	Parameter	Test conditions	MIN.	TYP.	MAX.	Unit
Crystal	XT1 XT2	Oscillation		32	32.768	35	kHz
resonator	C3 + C4	frequency (fxT)Note 1					
		Oscillation	$V_{DD} = 4.5 \text{ to } 5.5 \text{ V}$		1.0	2	s
	\- 	stabilization timeNote 2				10	
External		XT1 input frequency		32		100	kHz
clock	XT1 XT2	(f _{XT}) ^{Note 1}					
	A	XT1 input high-/low-level		5		15	μs
		width (txтн, txть)					

Notes 1. Indicates only oscillator characteristics. Refer to AC Characteristics for instruction execution time.

2. The oscillation stabilization time is necessary for oscillation to stabilize after applying VDD.

Caution When using the subsystem clock oscillator, wiring in the area enclosed with the dotted line should be carried out as follows to avoid an adverse effect from wiring capacitance.

- · Wiring should be as short as possible.
- · Wiring should not cross other signal lines.
- Wiring should not be placed close to a varying high current.
- The potential of the oscillator capacitor ground should be the same as Vss.
- Do not ground it to the ground pattern in which a high current flows.
- Do not fetch a signal from the oscillator.

The subsystem clock oscillator is designed as a low amplification circuit to provide low consumption current, causing misoperation by noise more frequently than the main system clock oscillation circuit. Special care should therefore be taken for wiring method when the subsystem clock is used.




RECOMMENDED OSCILLATION CIRCUIT CONSTANTS

CERAMIC RESONATOR ($T_A = -20 \text{ to } +80 \text{ }^{\circ}\text{C}$)

Manufacturer	Product Name	Frequency	Oscillation Circuit Constants (pF)		Oscillation Voltage Range (VDD)		Remarks	
		(MHz)	C1	C2	MIN.	MAX.		
Murata Mfg.	CSB1000J ^{Note}	1.0	100	100	2.2	5.5	Rd = 5.6 KΩ	
Co., Ltd.	CSA2.00MG040	2.0	100	100	2.0		_	
	CST2.00MG040		_	_			With on-chip capacitor	
	CSA4.00MG	4.0	30	30	1.8		_	
	CST4.00MGW		_	_			With on-chip capacitor	
	CSA4.19MG	4.19	30	30			_	
	CST4.19MGW		_	_			With on-chip capacitor	
	CSA6.00MG	6.0	30	30	2.6		_	
	CST6.00MGW		_	_			With on-chip capacitor	
	CSA6.00MGU		30	30	1.8		_	
	CST6.00MGWU		_	_			With on-chip capacitor	

Note When the CSB1000J (1.0 MHz) manufactured by Murata Mfg. is used as a ceramic resonator, a limiting resistor (Rd = $5.6 \text{ k}\Omega$) is required (see the figure below). Other recommended resonators do not require such a limiting resistor.



Caution The oscillation circuit constants and oscillation voltage range only indicate the conditions under which the circuit can oscillate stably, and do not guarantee the oscillation frequency accuracy. If oscillation frequency accuracy is required in the actual circuit, it is necessary to adjust oscillation frequencies in the actual circuit, and you should consult directly with the manufacturer of the resonator used.



DC CHARACTERISTICS (TA = -40 to +85°C, V_{DD} = 1.8 to 5.5 V)

Parameter	Symbol		Test conditions	5		MIN.	TYP.	MAX.	Unit
Output current low	loL	Per pin						15	mA
		Total of all pins						150	mA
Input voltage high	V _{IH1}	Ports 2, 3, and	11	2.7 ≤	$V_{DD} \le 5.5 \text{ V}$	0.7V _{DD}		V _{DD}	٧
			1		V _{DD} < 2.7 V	0.9V _{DD}		V _{DD}	V
	V _{IH2}	Ports 0, 1, 6, R	ESET	2.7 ≤	$V_{DD} \le 5.5 \text{ V}$	0.8V _{DD}		V _{DD}	V
				1.8 ≤	V _{DD} < 2.7 V	0.9V _{DD}		V _{DD}	V
	VIH3	Ports 4, 5		2.7 ≤	$V_{DD} \le 5.5 \text{ V}$	0.7VDD		13	V
		(N-ch open-drain	n)	1.8 ≤	V _{DD} < 2.7 V	0.9V _{DD}		13	V
	V _{IH4}	X1, XT1				V _{DD} - 0.1		V _{DD}	V
Input voltage low	VIL1	Ports 2-5, 11		2.7 ≤	$V_{DD} \le 5.5 \text{ V}$	0		0.3VDD	V
				1.8 ≤	V _{DD} < 2.7 V	0		0.1V _{DD}	V
	V _{IL2}	Ports 0, 1, 6, R	ESET	2.7 ≤	$V_{DD} \le 5.5 \text{ V}$	0		0.2V _{DD}	V
				1.8 ≤	V _{DD} < 2.7 V	0		0.1V _{DD}	V
	VIL3	X1, XT1		0		0.1	V		
Output voltage high	Vон	SCK, SO, Ports 2, 3, 6 IoH = −1.0 mA				V _{DD} - 0.5			V
Output voltage low	V _{OL1}	\overline{SCK} , SO, Ports 2-6 IoL = 15 mA, VDD = 4.5 to 5.5 V		15 mA,		0.2	2.0	V	
				4.5 to 5.5 V					
				lor = .	1.6 mA			0.4	V
	V _{OL2}	SB0, SB1	When N-ch oper pull-up resistor					0.2V _{DD}	V
Input leakage	Ішн1	VIN = VDD	Pins other than	X1, XT1				3	μΑ
current high	ILIH2		X1, XT1					20	μΑ
	Ішнз	VIN = 13 V	Ports 4, 5 (N-ch	open-d	rain)			20	μΑ
Input leakage	ILIL1	VIN = 0 V	Ports 4, 5, pins	other th	an X1, XT1			-3	μΑ
current low	ILIL2		X1, XT1					-20	μΑ
			Ports 4, 5 (N-ch When input instru					-3	μΑ
	ILIL3		Ports 4, 5 (N-ch	open-				-30	μΑ
			drain) When inp	out	V _{DD} = 5.0 V		-10	-27	μΑ
			instruction is exc	ecuted	V _{DD} = 3.0 V		-3	-8	μΑ
Output leakage	Ісон1	Vout = Vdd	SCK, SO/SB0, S	SB1, Po	rts 2, 3, 6			3	μΑ
current high	Ісон2	Vout = 13 V Ports 4, 5 (N-ch open-drain)				20	μΑ		
Output leakage current low	ILOL	Vout = 0 V				-3	μΑ		
On-chip pull-up resistor	R∟	VIN = 0 V	Ports 0-3, 6 (Ex	cluding	P00 pin)	50	100	200	kΩ



DC CHARACTERISTICS ($T_A = -40 \text{ to } +85^{\circ}\text{C}$, $V_{DD} = 1.8 \text{ to } 5.5 \text{ V}$)

Parameter	Symbol		Test conditions	;		MIN.	TYP.	MAX.	Unit
Supply current Note 1	I _{DD1}	6.0 MHz ^{Note 2}	$V_{DD} = 5.0 \text{ V} \pm 10$)% ^{Note 3}			3.4	10.2	mA
		Crystal oscillation	VDD = 3.0 V ± 10%Note 4			0.8	2.4	mA	
	I _{DD2}	C1 = C2 = 22 pF	HALT mode	V _{DD} = 5	.0 V ± 10%		0.9	2.7	mA
				V _{DD} = 3	.0 V ± 10%		0.5	1.5	mA
	I _{DD1}	4.19 MHz ^{Note 2}	V _{DD} = 5.0 V ± 10)%Note 3			2.7	7.4	mA
		Crystal oscillation	V _{DD} = 3.0 V ± 10)%Note 4			0.6	1.8	mA
	I _{DD2}	C1 = C2 = 22 pF	HALT mode	V _{DD} = 5	.0 V ± 10%		0.8	2.4	mA
				V _{DD} = 3	.0 V ± 10%		0.4	1.2	mA
	I _{DD3}	32.768 kHz ^{Note 5}	Low-voltage	$V_{DD} = 3.0 \text{ V} \pm 10\%$ $V_{DD} = 2.0 \text{ V} \pm 10\%$			42	126	μΑ
		Crystal oscillation	mode ^{Note 6}				23	69	μΑ
				V _{DD} = 3.0	V, T _A = 25°C		42	84	μΑ
			Low current con-	V _{DD} = 3	.0 V ± 10%		40	120	μΑ
			sumption mode ^{Note 7}	V _{DD} = 3.0	V, T _A = 25°C		40	80	μΑ
	I _{DD4}		HALT mode	Low-	VDD = 3.0 V ± 10%		8	24	μА
				voltage	VDD = 2.0 V ± 10%		4	12	μΑ
				mode ^{Note 6}	VDD = 3.0 V, TA = 25°C		8	16	μΑ
				Low current	VDD = 3.0 V ± 10%		7	21	μΑ
				consumption	VDD = 3.0 V,		7	14	μΑ
				mode ^{Note 7}	T _A = 25°C				
	I _{DD5}	XT1 = 0 V	V _{DD} = 5.0 V ± 10	0%			0.05	10	μА
		STOP mode ^{Note 8}	VDD = 3.0 V				0.02	5.0	μΑ
			± 10%	T _A = 25	°C		0.02	3.0	μΑ


Notes 1. Not including currents flowing in on-chip pull-up resistors.


- 2. Including oscillation of the subsystem clock.
- **3.** When the processor clock control register (PCC) is set to 0011 and the device is operated in the high-speed mode.
- 4. When PCC is set to 0000 and the device is operated in the low-speed mode.
- **5.** When the system clock control register (SCC) is set to 1001 and the device is operated on the subsystem clock, with main system clock oscillation stopped.
- 6. When the sub-oscillation circuit control register (SOS) is set to 0000.
- 7. When SOS is set to 0010.
- 8. When SOS is set to 00×1, the feedback resistors of the sub-oscillation circuit is cutoff. (x: don't care)



Parameter	Symbol	Test co	nditions	MIN.	TYP.	MAX.	Unit
CPU clock cycle	tcy	Operating on	V _{DD} = 2.7 to 5.5 V	0.67		64	μs
time Note 1		main system clock		0.95		64	μs
(Minimum instruction execution		Operating on		114	122	125	μs
time = 1 machine cycle)		subsystem clock					
TI0, TI1 input	fтı	V _{DD} = 2.7 to 5.5 V	V _{DD} = 2.7 to 5.5 V			1.0	MHz
frequency				0		275	kHz
TI0, TI1 input	tтін, tті∟	V _{DD} = 2.7 to 5.5 V	V _{DD} = 2.7 to 5.5 V				μs
high-/low-level width				1.8			μs
Interrupt input high-/	tinth, tintl	INT0	IM02 = 0	Note 2			μs
low-level width			IM02 = 1	10			μs
		INT1, 2, 4		10			μs
		KR0 to KR3		10			μs
RESET low-level width	trsL			10			μs

Notes 1. The cycle time (minimum instruction execution time) of the CPU clock (Φ) is determined by the oscillation frequency of the connected resonator (and external clock), the system clock control register (SCC) and the processor clock control register (PCC). The figure at the right indicates the cycle time toy versus supply voltage VDD characteristic with the main system clock operating.







SERIAL TRANSFER OPERATION

2-Wire and 3-Wire Serial I/O Mode (SCK...Internal clock output): (TA = -40 to +85°C, VDD = 1.8 to 5.5 V)

Parameter	Symbol	Test co	onditions	MIN.	TYP.	MAX.	Unit
SCK cycle time	tkcy1	V _{DD} = 2.7 to 5.5 V		1300			ns
				3800			ns
SCK high-/low-level	tkl1, tkH1	V _{DD} = 2.7 to 5.5 V		tксү1/2-50			ns
width				tксү1/2-150			ns
SI ^{Note 1} setup time	tsik1	V _{DD} = 2.7 to 5.5 V		150			ns
(to SCK↑)				500			ns
SI ^{Note 1} hold time	tksi1	V _{DD} = 2.7 to 5.5 V		400			ns
(from SCK↑)				600			ns
SCK↓→SO ^{Note 1} output	tkso1	$R_L = 1 \text{ k}\Omega,$	V _{DD} = 2.7 to 5.5 V	0		250	ns
delay time		C _L = 100 pF ^{Note 2}		0		1000	ns

Notes 1. In 2-wire serial I/O mode, read SB0 or SB1 instead.

2. R_L and C_L are the load resistance and load capacitance of the SO output lines.

2-Wire and 3-Wire Serial I/O Mode (SCK...External clock input): (TA = -40 to +85°C, VDD = 1.8 to 5.5 V)

Parameter	Symbol	Test co	Test conditions		TYP.	MAX.	Unit
SCK cycle time	tkcy2	V _{DD} = 2.7 to 5.5 V		800			ns
				3200			ns
SCK high-/low-level	tkl2, tkH2	V _{DD} = 2.7 to 5.5 V	V _{DD} = 2.7 to 5.5 V				ns
width				1600			ns
SI ^{Note 1} setup time	tsik2	V _{DD} = 2.7 to 5.5 V					ns
(to SCK↑)				150			ns
SI ^{Note 1} hold time	tksi2	V _{DD} = 2.7 to 5.5 V		400			ns
(from SCK↑)				600			ns
SCK↓→SO ^{Note 1} output	tkso2	$R_L = 1 \text{ k}\Omega,$	V _{DD} = 2.7 to 5.5 V	0		300	ns
delay time		C _L = 100 pF ^{Note 2}		0		1000	ns

Notes 1. In 2-wire serial I/O mode, read SB0 or SB1 instead.

2. RL and CL are the load resistance and load capacitance of the SO output lines.



A/D CONVERTER CHARACTERISTICS (TA = -40 to +85 °C, VDD = 1.8 to 5.5 V, 1.8 V \leq AVREF \leq VDD)


Parameter	Symbol	Test c	onditions	MIN.	TYP.	MAX.	Unit
Resolution				8	8	8	bit
Absolute accuracyNote 1		VDD = AVREF	2.7 ≤ V _{DD}			1.5	LSB
			1.8 V ≤ V _{DD} < 2.7 V			3	LSB
		V _{DD} ≠ AV _{REF}				3	LSB
Conversion timeNote 2	tconv					168/fx	μs
Sampling timeNote 3	tsamp					44/fx	μs
Analog input voltage	VIAN			AVss		AVREF	V
Analog input impedance	RAN				1000		МΩ
AVREF current	IREF				0.25	2.0	mA

Notes 1. Absolute accuracy excluding quantization error (±1/2 LSB).


- **2.** Time after execution of conversion start instruction until completion of conversion (EOC = 1) (40.1 μ s: in fx = 4.19 MHz operation)
- 3. Time after conversion start instruction until completion of sampling (10.5 μ s: in fx = 4.19 MHz operation)




AC Timing Test Point (Excluding X1, XT1 Input)




Clock Timing






TI0, TI1 Timing






Serial Transfer Timing

3-wire serial I/O mode




2-wire serial I/O mode






Interrupt input timing



RESET input timing





DATA MEMORY STOP MODE LOW SUPPLY VOLTAGE DATA RETENTION CHARACTERISTICS

 $(T_A = -40 \text{ to } +85^{\circ}C)$


Parameter	Symbol	Test conditions		TYP.	MAX.	Unit
Release signal set time	tsrel		0			μs
Oscillation stabilization	twait	Release by RESET		215/fx		ms
wait time ^{Note 1}		Release by interrupt request		Note 2		ms

- **Notes 1.** The oscillation stabilization wait time is the time during which the CPU operation is stopped to prevent unstable operation at the oscillation start.
 - 2. Depends on the basic interval timer mode register (BTM) settings (See the table below).


ВТМ3	BTM2	BTM1	BTM0	Wait time			
				fx = at 4.19 MHz	fx = at 6.0 MHz		
_	0	0	0	2 ²⁰ /fx (approx. 250 ms)	2 ²⁰ /fx (approx. 175 ms)		
_	0	1	1	217/fx (approx. 31.3 ms)	2 ¹⁷ /fx (approx. 21.8 ms)		
_	1	0	1	2 ¹⁵ /fx (approx. 7.81 ms)	2 ¹⁵ /fx (approx. 5.46 ms)		
_	1	1	1	2 ¹³ /fx (approx. 1.95 ms)	2 ¹³ /fx (approx. 1.37 ms)		



Data Retention Timing (STOP Mode Release by RESET)



Data Retention Timing (Standby Release Signal: STOP Mode Release by Interrupt Signal)





DC PROGRAMMING CHARACTERISTICS (Ta = 25 ± 5 °C, V_{DD} = 6.0 ± 0.25 V, V_{PP} = 12.5 ± 0.3 V, V_{SS} = 0 V)

Parameter	Symbol	Test conditions	MIN.	TYP.	MAX.	Unit
Input voltage high	V _{IH1}	Except X1, X2	0.7V _{DD}		V _{DD}	V
	V _{IH2}	X1, X2	V _{DD} -0.5		V _{DD}	V
Input voltage low	V _{IL1}	Except X1, X2	0		0.3V _{DD}	V
	VIL2	X1, X2	0		0.4	V
Input leakage current	ILI	VIN = VIL OF VIH			10	μΑ
Output voltage high	Vон	Iон = −1 mA	V _{DD} -1.0			V
Output voltage low	Vol	IoL = 1.6 mA			0.4	V
V _{DD} power supply current	IDD				30	mA
VPP power supply current	IPP	MD0 = VIL, MD1 = VIH			30	mA

Cautions 1. Avoid exceeding +13.5 V for VPP including the overshoot.

2. VDD must be applied before VPP, and cut after VPP.

AC PROGRAMMING CHARACTERISTICS (TA = 25 \pm 5°C, VdD = 6.0 \pm 0.25 V, Vpp = 12.5 \pm 0.3 V, Vss = 0 V)


Parameter	Symbol	Note 1	Test conditions	MIN.	TYP.	MAX.	Unit
Address setup time Note 2 (to MD0↓)	tas	tas		2			μs
MD1 setup time (to MD0↓)	t _{M1S}	toes		2			μs
Data setup time (to MD0↓)	tos	tos		2			μs
Address hold time Note 2 (from MD0↑)	tан	tан		2			μs
Data hold time (from MD0↑)	tон	tон		2			μs
MD0↑→data output float delay time	tor	tor		0		130	ns
V _{PP} setup time (to MD3↑)	tvps	tvps		2			μs
V _{DD} setup time (to MD3↑)	tvds	tvcs		2			μs
Initial program pulse width	tpw	tpw		0.95	1.0	1.05	ms
Additional program pulse width	topw	topw		0.95		21.0	ms
MD0 setup time (to MD1↑)	tmos	tces		2			μs
MD0↓→data output delay time	tov	tov	MD0 = MD1 = VIL			1	μs
MD1 hold time (from MD0↑)	t м1н	tоен	t _{M1H} + t _{M1R} ≥ 50 μs	2			μs
MD1 recovery time (from MD0↓)	t _{M1R}	tor		2			μs
Program counter reset time	tpcr	_		10			μs
X1 input high-/low-level width	txH, txL	_		0.125			μs
X1 input frequency	fx	_				4.19	MHz
Initial mode set time	tı	_		2			μs
MD3 setup time (to MD1↑)	tмзs	_		2			μs
MD3 hold time (from MD1↓)	tмзн	_		2			μs
MD3 setup time (to MD0↓)	tмзsr	_	During program memory read	2			μs
Address Note 2 → data output delay time	tdad	tacc	During program memory read			2	μs
Address Note 2 →data output hold time	thad	tон	During program memory read	0		130	ns
MD3 hold time (from MD0↑)	tмзнк	_	During program memory read	2			μs
MD3↓→data output float delay time	tdfr	_	During program memory read			2	μs

Notes1. Corresponding symbol of μ PD27C256A


2. The internal address signal is incremented by 1 at the rising edge of the fourth X1 input and is not connected to the pin.



Program Memory Write Timing




Program Memory Read Timing






10. CHARACTERISTICS CURVES (REFERENCE VALUES)

IDD vs VDD (Main System Clock: 6.0-MHz Crystal Resonator)




IDD vs VDD (Main System Clock: 4.19-MHz Crystal Resonator)







11. PACKAGE DRAWINGS

42PIN PLASTIC SHRINK DIP (600 mil)







NOTES


- 1) Each lead centerline is located within 0.17 mm (0.007 inch) of its true position (T.P.) at maximum material condition.
- 2) Item "K" to center of leads when formed parallel.

ITEM	MILLIMETERS	INCHES
Α	39.13 MAX.	1.541 MAX.
В	1.78 MAX.	0.070 MAX.
С	1.778 (T.P.)	0.070 (T.P.)
D	0.50±0.10	0.020+0.004
F	0.9 MIN.	0.035 MIN.
G	3.2±0.3	0.126±0.012
Н	0.51 MIN.	0.020 MIN.
ı	4.31 MAX.	0.170 MAX.
J	5.08 MAX.	0.200 MAX.
K	15.24 (T.P.)	0.600 (T.P.)
L	13.2	0.520
М	$0.25^{+0.10}_{-0.05}$	$0.010^{+0.004}_{-0.003}$
N	0.17	0.007
R	0~15°	0~15°
		D400 70 000A 4

P42C-70-600A-1



42 PIN PLASTIC SHRINK SOP (375 mil)



NOTE

Each lead centerline is located within 0.10 mm (0.004 inch) of its true position (T.P.) at maximum material condition.

		342G1-60-373B-1
ITEM	MILLIMETERS	INCHES
Α	18.16 MAX.	0.715 MAX.
В	1.13 MAX.	0.044 MAX.
С	0.8 (T.P.)	0.031 (T.P.)
D	$0.35^{+0.10}_{-0.05}$	$0.014^{+0.004}_{-0.003}$
Е	0.125±0.075	0.005±0.003
F	2.9 MAX.	0.115 MAX.
G	2.5±0.2	$0.098^{+0.009}_{-0.008}$
Н	10.3±0.3	$0.406^{+0.012}_{-0.013}$
I	7.15±0.2	0.281+0.009
J	1.6±0.2	0.063±0.008
K	0.15 ^{+0.10} _{-0.05}	$0.006^{+0.004}_{-0.002}$
L	0.8±0.2	0.031+0.009
М	0.10	0.004
N	0.10	0.004



★ 12. RECOMMENDED SOLDERING CONDITIONS

The μ PD75P0076 should be soldered and mounted under the conditions recommended in the table below. For details of recommended soldering conditions, refer to the information document "Semiconductor Device Mounting Technology Manual" (C10535E).

For soldering methods and conditions other than those recommended below, contact an NEC Sales representative.

Table 12-1. Surface Mounting Type Soldering Conditions

 μ PD75P0076GT: 42-pin plastic shrink SOP (375 mil, 0.8 mm pitch)

Soldering Method	Soldering Conditions	Symbol
Infrared reflow	Package peak temperature: 235°C, Time: 30 seconds or less (at 210°C or higher), Number of reflow processes: Twice or less	IR35-00-2
VPS	Package peak temperature: 215°C, Time: 40 seconds or less (at 200°C or higher), Number of reflow processes: Twice or less	VP15-00-2
Wave soldering	Solder temperature: 260°C or below, Time: 10 seconds or less, Number of flow process: 1, Preheating temperature: 120°C or below (Package surface temperature)	WS60-00-1
Partial heating	Pin temperature: 300°C or below, Time : 3 seconds or less (per device side)	_

Caution Use of more than one soldering method should be avoided (except for partial heating).

Table 12-2. Insertion Type Soldering Conditions

 μ PD75P0076CU: 42-pin plastic shrink DIP (600 mil, 1.778 mm pitch)

Soldering Method	Soldering Conditions
Wave soldering (pins only)	Solder bath temperature: 260 °C or less, Time: 10 seconds or less
Partial heating	Pin temperature: 300 °C or below, Time: 3 seconds or less (per device side)

Caution Ensure that the application of wave soldering is limited to the pins and no solder touches the main unit directly.



APPENDIX A DIFFERENCES AMONG μ PD75068, 750068 AND 75P0076

Parameter		μPD75068	μPD750068	μPD75P0076		
Program memory		Mask ROM 0000H to 1F7FH (8064 x 8 bits)	Mask ROM 0000H to 1FFFH (8192 x 8 bits)	One-time PROM 0000H to 3FFFH (16384 x 8 bits)		
Data memory		000H to 1FFH (512 x 4 bits)				
CPU		75X Standard CPU	75X Standard CPU 75XL CPU			
General-pur	pose register	4 bits x 8 or 8 bits x 4	(4 bits x 8 or 8 bits x 4) x 4 bar	nks		
Instruction execution time	When main system clock is selected	0.95, 1.91, 15.3 μs (during 4.19-MHz operation)	• 0.67, 1.33, 2.67, 10.7 μs (du • 0.95, 1.91, 3.81, 15.3 μs (du			
time	When subsystem clock is selected	122 μs (during 32.768-kHz ope	eration)			
I/O port	CMOS input	12 (Connections of on-chip pul	l-up resistor specified by software	e: 7)		
	CMOS input/output	12 (Connections of on-chip pul	I-up resistor specified by software	e)		
	N-ch open-drain input/output	8 (on-chip pull-up resistor specified by mask option) Withstand voltage is 10 V	8 (on-chip pull-up resistor specified by mask option) Withstand voltage is 13 V	8 (no mask option) Withstand voltage is 13 V		
	Total	32				
Timer		3 channels • 8-bit timer/event counter • 8-bit basic interval timer • Watch timer	4 channels 8-bit timer/event counter 0 (watch timer output added) 8-bit timer/event counter 1 (can be used as a 16-bit timer/event counter) 8-bit basic interval timer/watchdog timer Watch timer			
A/D convert	er	 8-bit resolution x 8 channels (successive approximation) Can operate at the voltage from V_{DD} = 2.7 V 	8-bit resolution x 8 channels (successive approximation) Can operate at the voltage from VDD = 1.8 V			
Clock outpu	ıt (PCL)	Φ, 524, 262, 65.5 kHz (Main system clock: during 4.19-MHz operation)	 Φ, 1.05 MHz, 262 kHz, 65.5 kHz (Main system clock: during 4.19-MHz operation) Φ, 1.5 MHz, 375 kHz, 93.8 kHz (Main system clock: during 6.0-MHz operation) 			
Buzzer outp	out (BUZ)	2, 4, 32 kHz (Main system clock: during 4.19-MHz operation or subsystem clock: during 32.768-kHz operation)	2, 4, 32 kHz (Main system clock: during 4.19-MHz operation or subsystem clock: during 32.768-kHz operation) 2.93, 5.86, 46.9 kHz (Main system clock: during 6.0-MHz operation)			
Serial interface		3 modes supported • 3-wire serial I/O modeMSB/LSB first selectable • 2-wire serial I/O mode • SBI mode	2 modes supported • 3-wire serial I/O modeMSB/LSB first selectable • 2-wire serial I/O mode			
Vectored int	terrupt	3 external, 3 internal	3 external, 4 internal			
Test inputs		1 external, 1 internal				
Power supp	ly voltage	V _{DD} = 2.7 to 6.0 V	VDD = 1.8 to 5.5 V			
Operating a	mbient temperature	T _A = -40 to +85 °C				
Package		42-pin plastic shrink DIP (600 mil) 44-pin plastic QFP (10 x 10 mm)	42-pin plastic shrink DIP (600 mil, 1.778-mm pitch) 42-pin plastic shrink SOP (375 mil, 0.8-mm pitch)			

Note Under development



APPENDIX B DEVELOPMENT TOOLS

The following development tools are provided for system development using the μ PD75P0076. In the 75XL series, the common relocatable assembler of the series is used together with device files according to the product.

RA75X relocatable assembler	Host machine			Order code (Part No.)
		os	Supply Medium	
	PC-9800 Series	MS-DOS™	3.5" 2HD	μS5A13RA75X
		(Ver.3.30 to Ver.6.2Note	5" 2HD	μS5A10RA75X
	IBM PC/AT™	Refer to OS for	3.5" 2HC	μS7B13RA75X
	or compatible	IBM PCs	5" 2HC	μS7B10RA75X

Device file	Host machine			Order code (Part No.)
		os	Supply Medium	
	PC-9800 Series	MS-DOS	3.5" 2HD	μS5A13DF750068
		(Ver.3.30 to Ver.6.2 ^{Note})	5" 2HD	μS5A10DF750068
	IBM PC/AT	Refer to OS for	3.5" 2HC	μS7B13DF750068
	or compatible	IBM PCs	5" 2HC	μS7B10DF750068

Note Ver. 5.00 or later include a task swapping function, but this software is not able to use that function.

Remark Operation of the assembler and device file is guaranteed only when using the host machine and OS described above.

PROM Write Tools

Hardware	PG-1500	This is a PROM programmer which enables you to program a single-chip microcontroller with on-chip PROM by stand-alone or host machine operation by connecting an attached board and a programmer adapter (sold separately). In addition, typical PROMs in capacities ranging from 256 K to 4 M bits can be programmed.					
	PA-75P0076CU		This is a PROM programmer adapter dedicated for the μ PD75P0076CU and 75P0076GT. It can be used when connected to a PG-1500.				
Software	PG-1500 controller	PG-1500 and a host machine are connected by serial and parallel interfaces and PG-1500 controlled on the host machine.					
		Host machine			Order code (Part No.)		
			os	Supply medium			
		PC-9800 Series	MS-DOS	3.5" 2HD	μS5A13PG1500		
			(Ver.3.30 to Ver.6.2 ^{Note}	5" 2HD	μS5A10PG1500		
		IBM PC/AT	Refer to OS for	3.5" 2HD	μS7B13PG1500		
		or compatible	IBM PCs	5" 2HC	μS7B10PG1500		

Note Ver. 5.00 or later include a task swapping function, but this software is not able to use that function.

Remark Operation of the PG-1500 controller is guaranteed only when using the host machine and OS described above.



Debugging Tools

In-circuit emulators (IE-75000-R and IE-75001-R) are provided as program debugging tools for the μ PD75P0076. Various system configurations using these in-circuit emulators are listed below.

Hardware	IE-7	'5000-R ^{Note 1}	development of application of the μPD750068 substrates 75300-R-EM) and emulations and PROM programm	applied for highly efficier	5X or 75XL Series produ used with a separately so nt debugging when conne	ucts. For development old emulation board (IE-ected to a host machine	
	IE-7	′5001-R	development of applications used with a separately These products can be	The IE-75001-R is an in-circuit emulator to be used for hardware and software debugging during development of application systems that use 75X or 75XL Series products. The IE-75001-R is used with a separately sold emulation board (IE-75300-R-EM) and emulation probe. These products can be applied for highly efficient debugging when connected to a host machine and PROM programmer.			
	IE-7	75300-R-EM	This is an emulation board for evaluating application systems that use the μ PD750068 subseries. It is used in combination with the IE-75000-R or IE-75001-R in-circuit emulator.				
	EP-750068CU-R		This is an emulation probe for the μ PD75P0076CU. When being used, it is connected with the IE-75000-R or IE-75001-R and the IE-75300-R-EM.				
	EP-	750068GT-R	This is an emulation probe for the μ PD75P0076GT.				
		EV-9500GT-42		connected with the IE-75 pard (EV-9500GT-42) to			
Software	IE c	ontrol program This program can control the IE-75000-R or IE-75001-R on a host machine when connected to the IE-75000-R or IE-75001-R via an RS-232-C or Centronics interface.					
			Host machine			Order code (Part No.)	
				OS	Supply Medium	-	
			PC-9800 Series	MS-DOS	3.5" 2HD	μS5A13IE75X	
				(Ver.3.30 to Ver.6.2Note 2	5" 2HD	μS5A10IE75X	
			IBM PC/AT	Refer to OS for	3.5" 2HC	μS7B13IE75X	
			or compatible	IBM PCs	5" 2HC	μS7B10IE75X	

- **Notes 1.** This is a service part provided for maintenance purpose only.
 - 2. Ver. 5.00 or later include a task swapping function, but this software is not able to use that function.
- **Remarks 1.** Operation of the IE control program is guaranteed only when using the host machine and OS described above.
 - **2.** The generic name for the μ PD750064, 750066, 750068, and 75P0076 is the μ PD750068 subseries.

*

OS for IBM PCs

The following operating systems for the IBM PC are supported.

*

 \star

os	Version
PC DOS™	Ver.5.02 to Ver.6.3
	J6.1/V ^{Note} to J6.3/V ^{Note}
MS-DOS	Ver.5.0 to Ver.6.22
	5.0/V ^{Note} to 6.2/V ^{Note}
IBM DOS™	J5.02/V ^{Note}

Note Only the English mode is supported.

Caution Ver 5.0 and above include a task swapping function, but this software is not able to use that function.



* APPENDIX C RELATED DOCUMENTS

The related documents indicated in this publication may include preliminary versions. However, preliminary versions are not marked as such.

Documents related to device

Document Name	Document No.	
Document Name	English	Japanese
μPD750064, 750066, 750068, 750064(A), 750066(A), 750068(A) Data Sheet	U10165E ^{Note}	U10165J
μPD75P0076 Data Sheet	This document	U10232J
μPD750068 User's Manual	U10670E	U10670J
μPD750068 Instruction Table	_	IEM-5606
75XL Series Selection Guide	U10453E	U10453J

Note Preliminary product information

Documents related to development tool

	Document Name			ent No.
				Japanese
Hardware	IE-75000-R/IE-75001-R User's Manual		EEU-1416	EEU-846
	IE-75300-R-EM User's Manual		U11345E	U11354J
	EP-750068GT-R User's Manual	U10950E	U10950J	
	PG-1500 User's Manual	EEU-1335	EEU-651	
Software	RA75X Assembler Package User's Manual	Operation	EEU-1346	EEU-731
		Language	EEU-1363	EEU-730
	PG-1500 Controller User's Manual	PC-9800 Series (MS-DOS) base	EEU-1291	EEU-704
		IBM PC Series (PC DOS) base	U10540E	EEU-5008

Other related documents

Document Name	Document No.	
Document Name	English	Japanese
IC Package Manual	C10943X	
Semiconductor Device Mounting Technology Manual	C10535E	C10535J
NEC Semiconductor Device Quality Grades	C11531E	C11531J
NEC Semiconductor Device Reliability and Quality Control	C10983E	C10983J
Electrostatic Discharge (ESD) Test	_	MEM-539
Semiconductor Device Quality Assurance Guide	MEI-1202	MEI-603
Microcontroller-related Product Guide —Third Party Products—	_	U11416J

Caution The contents of the documents listed above are subject to change without prior notice to users. Make sure to use the latest edition when starting design.

[MEMO]

 μ PD75P0076



NOTES FOR CMOS DEVICES-

(1) PRECAUTION AGAINST ESD FOR SEMICONDUCTORS

Note: Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

(2) HANDLING OF UNUSED INPUT PINS FOR CMOS

Note: No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

(3) STATUS BEFORE INITIALIZATION OF MOS DEVICES

Note: Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.

Regional Information

Some information contained in this document may vary from country to country. Before using any NEC product in your application, please contact the NEC office in your country to obtain a list of authorized representatives and distributors. They will verify:

- · Device availability
- Ordering information
- · Product release schedule
- · Availability of related technical literature
- Development environment specifications (for example, specifications for third-party tools and components, host computers, power plugs, AC supply voltages, and so forth)
- Network requirements

In addition, trademarks, registered trademarks, export restrictions, and other legal issues may also vary from country to country.

NEC Electronics Inc. (U.S.)

Santa Clara, California Tel: 800-366-9782 Fax: 800-729-9288

NEC Electronics (Germany) GmbH

Duesseldorf, Germany Tel: 0211-65 03 02 Fax: 0211-65 03 490

NEC Electronics (UK) Ltd.

Milton Keynes, UK Tel: 01908-691-133 Fax: 01908-670-290

NEC Electronics Italiana s.r.1.

Milano, Italy Tel: 02-66 75 41 Fax: 02-66 75 42 99

NEC Electronics (Germany) GmbH

Benelux Office Eindhoven, The Netherlands Tel: 040-2445845 Fax: 040-2444580

NEC Electronics (France) S.A.

Velizy-Villacoublay, France Tel: 01-30-67 58 00 Fax: 01-30-67 58 99

NEC Electronics (France) S.A.

Spain Office Madrid, Spain Tel: 01-504-2787 Fax: 01-504-2860

NEC Electronics (Germany) GmbH

Scandinavia Office Taeby, Sweden Tel: 08-63 80 820 Fax: 08-63 80 388

NEC Electronics Hong Kong Ltd.

Hong Kong Tel: 2886-9318 Fax: 2886-9022/9044

NEC Electronics Hong Kong Ltd.

Seoul Branch Seoul, Korea Tel: 02-528-0303 Fax: 02-528-4411

NEC Electronics Singapore Pte. Ltd.

United Square, Singapore 1130 Tel: 253-8311

Fax: 250-3583

NEC Electronics Taiwan Ltd.

Taipei, Taiwan Tel: 02-719-2377 Fax: 02-719-5951

NEC do Brasil S.A.

Sao Paulo-SP, Brasil Tel: 011-889-1680 Fax: 011-889-1689

J96. 8

NEC μ PD75P0076

MS-DOS is a trademark of Microsoft Corporation.

PC DOS, PC/AT, and IBM DOS are trademarks of IBM Corporation.

The export of this product from Japan is regulated by the Japanese government. To export this product may be prohibited without governmental license, the need for which must be judged by the customer. The export or re-export of this product from a country other than Japan may also be prohibited without a license from that country. Please call an NEC sales representative.

No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Corporation. NEC Corporation assumes no responsibility for any errors which may appear in this document.

NEC Corporation does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from use of a device described herein or any other liability arising from use of such device. No license, either express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Corporation or others.

While NEC Corporation has been making continuous effort to enhance the reliability of its semiconductor devices, the possibility of defects cannot be eliminated entirely. To minimize risks of damage or injury to persons or property arising from a defect in an NEC semiconductor device, customers must incorporate sufficient safety measures in its design, such as redundancy, fire-containment, and anti-failure features.

NEC devices are classified into the following three quality grades:

"Standard", "Special", and "Specific". The Specific quality grade applies only to devices developed based on a customer designated "quality assurance program" for a specific application. The recommended applications of a device depend on its quality grade, as indicated below. Customers must check the quality grade of each device before using it in a particular application.

Standard: Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots

Special: Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)

Specific: Aircrafts, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems or medical equipment for life support, etc.

The quality grade of NEC devices is "Standard" unless otherwise specified in NEC's Data Sheets or Data Books. If customers intend to use NEC devices for applications other than those specified for Standard quality grade, they should contact an NEC sales representative in advance.

Anti-radioactive design is not implemented in this product.

M4 96.5