Octal 3-State Non-Inverting Buffer/Line Driver/ Line Receiver With LSTTL-Compatible Inputs

High-Performance Silicon-Gate CMOS

The MC74HCT541A is identical in pinout to the LS541. This device may be used as a level converter for interfacing TTL or NMOS outputs to high speed CMOS inputs.


The HCT541A is an octal non-inverting buffer/line driver/line receiver designed to be used with 3-state memory address drivers, clock drivers, and other bus-oriented systems. This device features inputs and outputs on opposite sides of the package and two ANDed active-low output enables.

- · Output Drive Capability: 15 LSTTL Loads
- TTL/NMOS-Compatible Input Levels
- Outputs Directly Interface to CMOS, NMOS and TTL
- Operating Voltage Range: 4.5 to 5.5V
- Low Input Current: 1μA


© Motorola, Inc. 1995

- In Compliance With the JEDEC Standard No. 7A Requirements
- Chip Complexity: 134 FETs or 33.5 Equivalent Gates

LOGIC DIAGRAM



MC74HCT541A




FUNCTION TABLE

	Inputs Output V		Output V
OE1	OE2	Α	Output Y
L	L	L	L
L	L	Н	Н
Н	Х	Х	Z
X	Н	Х	Z

Z = High Impedance X = Don't Care

Pinout: 20-Lead Packages (Top View)





MAXIMUM RATINGS*

Symbol	Parameter	Value	Unit
VCC	DC Supply Voltage (Referenced to GND)	- 0.5 to + 7.0	V
V _{in}	DC Input Voltage (Referenced to GND)	-0.5 to V _{CC} + 0.5	V
V _{out}	DC Output Voltage (Referenced to GND)	-0.5 to V _{CC} + 0.5	V
l _{in}	DC Input Current, per Pin	± 20	mA
l _{out}	DC Output Current, per Pin	± 35	mA
ICC	DC Supply Current, V _{CC} and GND Pins	± 75	mA
PD	Power Dissipation in Still Air Plastic DIP† SOIC Package†	750 500	mW
T _{stg}	Storage Temperature Range	- 65 to + 150	°C
TL	Lead Temperature, 1 mm from Case for 10 Seconds Plastic DIP or SOIC Package	260	°C

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high–impedance circuit. For proper operation, V_{in} and V_{out} should be constrained to the range GND \leq (V_{in} or V_{out}) \leq VCC. Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or VCC).

Unused outputs must be left open.

For high frequency or heavy load considerations, see Chapter 2 of the Motorola High-Speed CMOS Data Book (DL129/D).

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min	Max	Unit
Vcc	DC Supply Voltage (Referenced to GND)	4.5	5.5	V
V _{in} , V _{out}	DC Input Voltage, Output Voltage (Referenced to GND)	0	VCC	V
TA	Operating Temperature Range, All Package Types	- 55	+ 125	°C
t _r , t _f	Input Rise/Fall Time (Figure 1)	0	500	ns

DC CHARACTERISTICS (Voltages Referenced to GND)

		V _O		Guara	nteed Lin	nit	
Symbol	Parameter	Condition	v	−55 to 25°C	≤85°C	≤125°C	Unit
VIH	Minimum High-Level Input Voltage	$V_{Out} = 0.1V \text{ or } V_{CC} - 0.1V$ $ I_{Out} \le 20\mu\text{A}$	4.5 5.5	2.0 2.0	2.0 2.0	2.0 2.0	V
V _{IL}	Maximum Low-Level Input Voltage	$V_{Out} = 0.1V \text{ or } V_{CC} - 0.1V$ $ I_{Out} \le 20\mu\text{A}$	4.5 5.5	0.8 0.8	0.8 0.8	0.8 0.8	V
VOH	Minimum High–Level Output Voltage	$V_{\text{in}} = V_{\text{IH}} \text{ or } V_{\text{IL}}$ $ I_{\text{out}} \le 20 \mu \text{A}$	4.5 5.5	4.4 5.4	4.4 5.4	4.4 5.4	V
		$V_{in} = V_{IH} \text{ or } V_{IL} \qquad I_{out} \le 6.0 \text{mA}$	4.5	3.98	3.84	3.70	
VOL	Maximum Low–Level Output Voltage	$V_{\text{in}} = V_{\text{IH}} \text{ or } V_{\text{IL}}$ $ I_{\text{out}} \le 20\mu\text{A}$	4.5 5.5	0.1 0.1	0.1 0.1	0.1 0.1	V
		$V_{in} = V_{IH} \text{ or } V_{IL} \qquad I_{out} \le 6.0 \text{mA}$	4.5	0.26	0.33	0.40	
l _{in}	Maximum Input Leakage Current	$V_{in} = V_{CC}$ or GND	5.5	±0.1	±1.0	±1.0	μΑ
loz	Maximum Three–State Leakage Current	Output in High Impedance State $V_{in} = V_{IL} \text{ or } V_{IH}$ $V_{out} = V_{CC} \text{ or GND}$	5.5	±0.5	±5.0	±10.0	μА
lcc	Maximum Quiescent Supply Current (per Package)	$V_{in} = V_{CC}$ or GND $I_{out} = 0\mu A$	5.5	4	40	160	μА
ΔICC	Additional Quiescent Supply Current			≥ –55 °C	25 to 1	125°C	
		$V_{in} = V_{CC}$ or GND, Other Inputs $I_{out} = 0\mu A$	5.5	2.9	2.	4	mA

^{1.} Information on typical parametric values can be found in Chapter 2 of the Motorola High-Speed CMOS Data Book (DL129/D).

MOTOROLA 3–2

^{*} Maximum Ratings are those values beyond which damage to the device may occur.

Functional operation should be restricted to the Recommended Operating Conditions.

[†]Derating — Plastic DIP: – 10 mW/°C from 65° to 125°C

SOIC Package: $-\,7$ mW/°C from 65° to $125^{\circ}C$

^{2.} Total Supply Current = $I_{CC} + \Sigma \Delta I_{CC}$.

AC CHARACTERISTICS ($V_{CC} = 5.0V$, $C_L = 50$ pF, Input $t_f = t_f = 6$ ns)


		Guaranteed Limit			
Symbol	Parameter	–55 to 25°C	≤85°C	≤125°C	Unit
tPLH, tPHL	Maximum Propagation Delay, Input A to Output Y (Figures 1 and 3)	23	28	32	ns
tPLZ, tPHZ	Maximum Propagation Delay, Output Enable to Output Y (Figures 2 and 4)	30	34	38	ns
tPZL, tPZH	Maximum Propagation Delay, Output Enable to Output Y (Figures 2 and 4)	30	34	38	ns
tTLH, tTHL	Maximum Output Transition Time, Any Output (Figures 1 and 3)	12	15	18	ns
C _{in}	Maximum Input Capacitance	10	10	10	pF
C _{out}	Maximum Three–State Output Capacitance (Output in High Impedance State)	15	15	15	pF

NOTE: For propagation delays with loads other than 50 pF, and information on typical parametric values, see Chapter 2 of the Motorola High-Speed CMOS Data Book (DL129/D).


		Typical @ 25° C, $V_{CC} = 5.0 \text{ V}$	
C _{PD}	Power Dissipation Capacitance (Per Buffer)*	55	pF

^{*}Used to determine the no-load dynamic power consumption: PD = CPD VCC2f + ICC VCC. For load considerations, see Chapter 2 of the Motorola High-Speed CMOS Data Book (DL129/D).

SWITCHING WAVEFORMS




TEST CIRCUITS



*Includes all probe and jig capacitance

Figure 3.



*Includes all probe and jig capacitance

Figure 4.

3-3 **MOTOROLA**

PIN DESCRIPTIONS

INPUTS

A1, A2, A3, A4, A5, A6, A7, A8 (PINS 2, 3, 4, 5, 6, 7, 8, 9) — Data input pins. Data on these pins appear in non–inverted form on the corresponding Y outputs, when the outputs are enabled.

CONTROLS


OE1, **OE2** (PINS 1, 19) — Output enables (active–low). When a low voltage is applied to both of these pins, the out-

puts are enabled and the device functions as a non–inverting buffer. When a high voltage is applied to either input, the outputs assume the high impedance state.

OUTPUTS


Y1, Y2, Y3, Y4, Y5, Y6, Y7, Y8 (PINS 18, 17, 16, 15, 14, 13, 12, 11) — Device outputs. Depending upon the state of the output enable pins, these outputs are either non–inverting outputs or high–impedance outputs.

LOGIC DETAIL



MOTOROLA 3–4


OUTLINE DIMENSIONS



NOTES

- DIMENSIONING AND TOLERANCING PER ANSI
 Y14.5M, 1982.
- 2. CONTROLLING DIMENSION: INCH.
- DIMENSION L TO CENTER OF LEAD WHEN FORMED PARALLEL.
- DIMENSION B DOES NOT INCLUDE MOLD FLASH.

	INC	HES	MILLIN	IETERS
DIM	MIN MAX		MIN	MAX
Α	1.010	1.070	25.66	27.17
В	0.240	0.260	6.10	6.60
С	0.150	0.180	3.81	4.57
D	0.015	0.022	0.39	0.55
Е	0.050	BSC	1.27 BSC	
F	0.050	0.070	1.27	1.77
G	0.100	0.100 BSC		BSC
J	0.008	0.015	0.21	0.38
K	0.110	0.140	2.80	3.55
L	0.300	0.300 BSC		BSC
M	0°	15°	0°	15°
N	0.020	0.040	0.51	1.01



NOTEO

- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
- 2. CONTROLLING DIMENSION: MILLIMETER
- 3. DIMENSIONS A AND B DO NOT INCLUDE MOLD PROTRUSION.
- 4. MAXIMUM MOLD PROTRUSION 0.150 (0.006) PER SIDE.
- 5. DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.13 (0.005) TOTAL IN EXCESS OF D DIMENSION AT MAXIMUM MATERIAL CONDITION.

	MILLIN	IETERS	INC	HES
DIM	MIN	MAX	MIN	MAX
Α	12.65	12.95	0.499	0.510
В	7.40	7.60	0.292	0.299
С	2.35	2.65	0.093	0.104
D	0.35	0.49	0.014	0.019
F	0.50	0.90	0.020	0.035
G	1.27	BSC	0.050	BSC
J	0.25	0.32	0.010	0.012
K	0.10	0.25	0.004	0.009
М	0 °	7°	0°	7°
Р	10.05	10.55	0.395	0.415
R	0.25	0.75	0.010	0.029

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters can and do vary in different applications. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part. Motorola and

How to reach us:

USA/EUROPE: Motorola Literature Distribution; P.O. Box 20912; Phoenix, Arizona 85036. 1–800–441–2447

MFAX: RMFAX0@email.sps.mot.com –TOUCHTONE (602) 244–6609 INTERNET: http://Design–NET.com

JAPAN: Nippon Motorola Ltd.; Tatsumi–SPD–JLDC, Toshikatsu Otsuki, 6F Seibu–Butsuryu–Center, 3–14–2 Tatsumi Koto–Ku, Tokyo 135, Japan. 03–3521–8315

HONG KONG: Motorola Semiconductors H.K. Ltd.; 8B Tai Ping Industrial Park, 51 Ting Kok Road, Tai Po, N.T., Hong Kong. 852–26629298



MC74HCT541A/D