Panasonic

AN8049FHN

1.8-volt 3-channel step-up, step-down, and polarity inverting DC-DC converter control IC

Overview

The AN8049FHN is a three-channel PWM DC-DC converter control IC that features low-voltage operation. This IC can form a power supply that provides two stepup outputs and one step-down or polarity inverted output with a minimal number of external components. Minimal operating supply voltage of this IC is as low as 1.8 V, so that it can operate from 2 dry-batteries.

And also, it is housed in an ultrathin, 4-directionallead SMD-package whose thickness is 0.8 mm maximum and pin-pitch is 0.5 mm therefore it is most suitable for making a power supply small and thin.

■ Features

- Wide operating supply voltage range: 1.8 V to 14 V
- High-precision reference voltage circuit
 - V_{REF} pin voltage: ±1%Error amplifier: ±1.5%
- Ultrathin surface mounting package for miniaturized and thinner power supplies

Package: QFN-24

0.5-mm lead pitch

 $5.4 \text{ mm} \times 4.4 \text{ mm} \times t \ 0.8 \text{ mm}$

- Supports control over a wide output frequency range: 20 kHz to 1 MHz
- On/off (sequence control) pins provided for each channel for easy sequence control setup
- The negative supply error amplifier supports 0-volt input.

Common-mode input voltage range: -0.1 V to $V_{CC} -1.4 \text{ V}$

This allows the number of external components to be reduced by two resistors.

• Fixed duty factor: 86%

However, the duty can be adjusted to anywhere from 0% to 100% with an external resistor.


- Timer latch short-circuit protection circuit (charge current: 1.1 µA typical)
- Low input voltage malfunction prevention circuit (U.V.L.O.)

(operation start voltage: 1.67 V typical)


• Standby function (active-high control input, standby mode current: 1 µA maximum)

Applications

• Electronic equipment that requires a power supply system



■ Block Diagram



■ Pin Descriptions

| Pin No. | Description | Pin No. | Description |
|---------|--------------|---------|-----------------|
| 1 | DT2 | 13 | OUT3 |
| 2 | DT1 | 14 | V _{CC} |
| 3 | CTL3 | 15 | OSC |
| 4 | CTL2 | 16 | IN+3 |
| 5 | CTL1 | 17 | IN-3 |
| 6 | Off | 18 | FB3 |
| 7 | $ m V_{REF}$ | 19 | IN-2 |
| 8 | RB2 | 20 | FB2 |
| 9 | RB1 | 21 | IN-1 |
| 10 | OUT1 | 22 | FB1 |
| 11 | OUT2 | 23 | S.C.P. |
| 12 | GND | 24 | DT3 |

■ Absolute Maximum Ratings

| Parameter | Symbol | Rating | Unit |
|---------------------------------------|----------------------|-------------|------|
| Supply voltage | V_{CC} | 14.2 | V |
| Off pin allowable application voltage | V _{OFF} | 14.2 | V |
| Error amplifier input allowable | V _{IN} | V_{CC} | V |
| application voltage *2 | | | |
| OUT1 and OUT2 pin output | I _{SO(OUT)} | -50 | mA |
| source current | | | |
| OUT3 pin output current | I _{SI(OUT)} | +50 | mA |
| Power dissipation *1 | P_{D} | 111 | mW |
| Operating temperature | T_{opr} | -30 to +85 | °C |
| Storage temperature | T_{stg} | -55 to +150 | °C |

Note) *1: $T_a = 85$ °C. For the independent IC without a heat sink.

■ Recommended Operating Range

| Parameter | Symbol | Range | Unit |
|--|----------------------|---------------|------|
| Off pin application voltage | V _{OFF} | 0 to 14 | V |
| OUT1 and OUT2 pin output source current | I _{SO(OUT)} | -40 (min.) | mA |
| OUT3 pin output current | I _{SI(OUT)} | 40 (max.) | mA |
| Timing resistance | R _T | 3 to 33 | kW |
| Timing capacitance | C_{T} | 100 to 1 000 | pF |
| Oscillator frequency | f _{OUT} | 20 to 1 000 | kHz |
| Short-circuit protection time-constant setting capacitance | C _{SCP} | 1 000 (min.) | pF |
| Output current setting resistance | R _B | 750 to 15 000 | Ω |

3

^{*2:} When V_{CC} is less than 6 V, $V_{\text{IN}-1}$ and $V_{\text{IN}+2}$ must be $V_{CC}.$

\blacksquare Electrical Characteristics at V_{CC} = 2.4 V, C_{REF} = 0.1 $\mu F,\, T_a = 25^{\circ} C$

| Parameter | Symbol | Conditions | Min | Тур | Max | Unit |
|---|----------------------|---|-------|-------|----------------------|------|
| Reference voltage block | | | | | | |
| Reference voltage | V_{REF} | $I_{REF} = -0.1 \text{ mA}$ | 1.247 | 1.26 | 1.273 | V |
| Line regulation with input fluctuation | Line | V _{CC} = 1.8 V to 14 V | _ | 2 | 20 | mV |
| Load regulation | Load | $I_{REF} = -0.1 \text{ mA to } -1 \text{ mA}$ | -20 | -3 | _ | mV |
| V _{REF} temperature characteristics | V _{RFEdT} | $T_a = -30^{\circ}\text{C to } +85^{\circ}\text{C}$ | _ | 1 | _ | % |
| V _{REF} pin short-circuit current | I_{OC} | | | -10 | _ | mA |
| U.V.L.O. block | | | | | | |
| Circuit operation start voltage | V _{UON} | | 1.59 | 1.67 | 1.75 | V |
| Error amplifier 1 block | | | | | | |
| Input threshold voltage 1 | V_{TH1} | | 1.241 | 1.26 | 1.279 | V |
| Input bias current 1 | I_{B1} | | _ | 0.1 | 0.2 | μΑ |
| High-level output voltage 1 | V_{EH1} | | 1.0 | 1.2 | 1.4 | V |
| Low-level output voltage 1 | V_{EL1} | | _ | _ | 0.2 | |
| Output source current 1 | I _{SO(FB)1} | | -38 | -31 | -24 | μΑ |
| Output sink current 1 | I _{SI(FB)1} | | 0.5 | _ | _ | mA |
| V _{TH} temperature characteristics 1 | V_{THdT1} | $T_a = -30$ °C to $+85$ °C | _ | 1.5 | _ | % |
| Open-loop gain 1 | A _{V1} | | _ | 80 | _ | dB |
| Error amplifier 2 block | | | | • | | |
| Input threshold voltage 2 | V_{TH2} | | 1.241 | 1.26 | 1.279 | V |
| Input bias current 2 | I_{B2} | | _ | 0.1 | 0.2 | μΑ |
| High-level output voltage 2 | V_{EH2} | | 1.0 | 1.2 | 1.4 | V |
| Low-level output voltage 2 | V_{EL2} | | _ | _ | 0.2 | |
| Output source current 2 | I _{SO(FB)2} | | -38 | -31 | -24 | μΑ |
| Output sink current 2 | I _{SI(FB)2} | | 0.5 | _ | _ | mA |
| V _{TH} temperature characteristics 2 | V_{THdT2} | $T_a = -30$ °C to $+85$ °C | _ | 1.5 | _ | % |
| Open-loop gain 2 | A _{V2} | | _ | 80 | _ | dB |
| Error amplifier 3 block | | | | | | |
| Input offset voltage | V_{IO} | | -6 | _ | 6 | mV |
| Common-mode input voltage range | V _{ICR} | | - 0.1 | _ | V _{CC} -1.4 | V |
| Input bias current 3 | I _{B3} | | -0.6 | - 0.3 | _ | μΑ |
| High-level output voltag 3 | V _{EH3} | | 1.0 | 1.2 | 1.4 | V |
| Low-level output voltage 3 | V _{EL3} | | _ | _ | 0.2 | |
| Output source current 3 | I _{SO(FB)3} | | -38 | -31 | -24 | μΑ |
| Output sink current 3 | I _{SI(FB)3} | | 0.5 | _ | _ | mA |
| Open-loop gain 3 | A _{V3} | | _ | 80 | | dB |

\blacksquare Electrical Characteristics (continued) at $V_{CC}\!=2.4$ V, $C_{REF}\!=0.1~\mu F,\, T_a=25^{\circ}C$

| | | at too it is one | a | | | |
|--|-----------------------|---|--------------------|------|------|-----------|
| Parameter | Symbol | Conditions | Min | Тур | Max | Unit |
| Oscillator block | | | | | | |
| Oscillator frequency | f_{OUT} | $R_T = 7.5 \text{ k}\Omega, C_T = 680 \text{ pF}$ | 170 | 190 | 210 | kHz |
| Frequency supply voltage characteristics | f_{DV} | $R_T = 7.5 \text{ k}\Omega, C_T = 680 \text{ pF}$ | - | 1 | _ | % |
| Frequency temperature characteristics | f_{DT} | $R_T = 7.5 \text{ k}\Omega, C_T = 680 \text{ pF}$ | | 3 | _ | % |
| Output 1 block | | | | | | |
| Output duty factor 1 | Du ₁ | $R_T = 7.5 \text{ k}\Omega, C_T = 680 \text{ pF}$ | 80 | 86 | 92 | % |
| High-level output voltage 1 | V _{OH1} | $I_O = -10 \text{ mA}, R_B = 1 \text{ k}\Omega$ | V _{CC} -1 | _ | _ | V |
| Low-level output voltage 1 | V _{OL1} | $I_{\rm O} = 10$ mA, $R_{\rm B} = 1$ k Ω | _ | _ | 0.2 | V |
| Output source current 1 | I _{SO(OUT)1} | $V_O = 0.7 \text{ V}, R_B = 1 \text{ k}\Omega$ | -32 | -27 | -22 | mA |
| Output sink current 1 | I _{SI(OUT)1} | $V_O = 0.7 \text{ V}, R_B = 1 \text{ k}\Omega$ | 40 | _ | _ | mA |
| Pull-down resistor 1 | R _{O1} | | 20 | 30 | 40 | kΩ |
| Output 2 block | | | • | | | |
| Output duty factor 2 | Du ₂ | $R_T = 7.5 \text{ k}\Omega, C_T = 680 \text{ pF}$ | 80 | 86 | 92 | % |
| High-level output voltage 2 | V_{OH2} | $I_{\rm O} = -10 \text{ mA}, R_{\rm B} = 1 \text{ k}\Omega$ | V _{CC} -1 | _ | _ | V |
| Low-level output voltage 2 | V _{OL2} | $I_O = 10 \text{ mA}, R_B = 1 \text{ k}\Omega$ | _ | _ | 0.2 | V |
| Output source current 2 | I _{SO(OUT)2} | $V_O = 0.7 \text{ V}, R_B = 1 \text{ k}\Omega$ | -32 | -27 | -22 | mA |
| Output sink current 2 | I _{SI(OUT)2} | $V_O = 0.7 \text{ V}, R_B = 1 \text{ k}\Omega$ | 40 | _ | _ | mA |
| Pull-down resistor 2 | R _{O2} | | 20 | 30 | 40 | $k\Omega$ |
| Output 3 block | | | • | | | |
| Output duty factor 3 | Du ₃ | $R_T = 7.5 \text{ k}\Omega, C_T = 680 \text{ pF}$ | 80 | 86 | 92 | % |
| Output saturation voltage | V _{O(SAT)} | | _ | _ | 0.2 | V |
| Short-circuit protection circuit bl | ock | | | | | |
| Input standby voltage | V_{STBY} | | | _ | 0.1 | V |
| Input threshold voltage | V_{THPC} | | 0.8 | 0.9 | 1.0 | V |
| Input latch voltage | V_{IN} | | _ | | 0.1 | V |
| Charge current | I_{CHG} | $V_{SCP} = 0 V$ | -1.3 | -1.0 | -0.7 | μΑ |
| Comparator threshold voltage | V_{THL} | | _ | 1.26 | | V |
| On/off control block | | | | | | |
| Input threshold voltage | V _{ON(TH)} | | 0.7 | 1.0 | 1.3 | V |
| Off pin current | I _{OFF} | $V_{OFF} = 5 \text{ V}$ | | 35 | | μΑ |
| CTL block | | | | | | |
| Input threshold voltage | V _{THCTL} | | 1.07 | 1.26 | 1.47 | V |
| Charge current | I_{CTL} | $V_{CTL} = 0 V$ | -1.3 | -1.0 | -0.7 | μΑ |
| Whole device | | | | | | |
| Average consumption current | I _{CC(OFF)} | $R_B = 9.1 \text{ k}\Omega$, duty = 50% | | 4.2 | 5.5 | mA |
| Standby mode current | I _{CC(SB)} | | _ | _ | 1 | μΑ |

■ Terminal Equivalent Circuit

| Pin No. | Equivalent circuit | Description | I/O |
|---------|--|---|-----|
| 1 | 7 (20) (15) 50 kΩ PWM2 | DT2: Sets the channel 2 soft start time. Set the time by connecting a capacitor between this pin and ground. Note that although the channel 2 maximum on duty is set internally to 86%, the maximum on duty can be set to a value of 86% or less by inserting a resistor between this pin and ground, and can be set to a value of 86% or more by inserting a resistor between this pin and the V _{REF} pin. | I |
| 2 | 7 (22) (15) 50 kΩ PWM1 | DT1: Sets the channel 1 soft start time. Set the time by connecting a capacitor between this pin and ground. Note that although the channel 1 maximum on duty is set internally to 86%, the maximum on duty can be set to a value of 86% or less by inserting a resistor between this pin and ground, and can be set to a value of 86% or more by inserting a resistor between this pin and the V _{REF} pin. | |
| 3 | V_{CC} 20 k Ω 1.1 μ A High— channel 3 operation is turned off. | CTL3: Controls the on/off state of channel 3. A delay can be provided in the power supply turn-on start time by connecting a capacitor between this pin and ground. $t_{DLY3} = 1.26 (V) \times C_{CTL3} (\mu F)/1.1 (\mu A) (s)$ This pin can also be used to control the on/off state with an external signal. In that case, the allowable input voltage range is from 0 V to V_{CC} . Note that during U.V.L.O. and timer latch operation, this pin is connected to ground through a 20 k Ω resistor. | I |

| Pin No. | Equivalent circuit | Description | I/O |
|---------|---|---|-----|
| 4 | V_{CC} 20 k Ω 1.1 μ A High— channel 2 operation 1.26 V is turned off. | CTL2: Controls the on/off state of channel 2. A delay can be provided in the power supply turn-on start time by connecting a capacitor between this pin and ground. $t_{DLY2} = 1.26 (V) \times C_{CTL2} (\mu F)/1.1 (\mu A) (s)$ This pin can also be used to control the on/off state with an external signal. In that case, the allowable input voltage range is from 0 V to V_{CC} . Note that during U.V.L.O. and timer latch operation, this pin is connected to ground through a 20 k Ω resistor. | I |
| 5 | V_{CC} 20 k Ω High— channel 1 operation 1.26 V is turned off. | CTL1: Controls the on/off state of channel 1. A delay can be provided in the power supply turn-on start time by connecting a capacitor between this pin and ground. $t_{DLY1} = 1.26 (V) \times C_{CTL1} (\mu F)/1.1 (\mu A) (s)$ This pin can also be used to control the on/off state with an external signal. In that case, the allowable input voltage range is from 0 V to V_{CC} . Note that during U.V.L.O. and timer latch operation, this pin is connected to ground through a 20 k Ω resistor. | I |
| 6 | Start and stop of internal circuits. | Off: Controls the on/off state. When the input is high: normal operation $(V_{OFF} > 1.2 \text{ V})$ When the input is low: standby mode $V_{OFF} < 0.6 \text{ V})$ In standby mode, the total current consumption is held to under 1 μ A. | I |
| 7 | V _{CC} | V_{REF} : Outputs the internal reference voltage. The reference voltage is 1.26 V (allowance: $\pm 1\%$) when V_{CC} is 2.4 V and I_{REF} is -0.1 mA. Insert a capacitor of at least 0.1 μF between V_{REF} and ground for phase compensation. | O |

| Pin No. | Equivalent circuit | Description | I/O |
|---------|--|--|-----|
| 8 | V _{CC} 11) 200 Ω 30 kΩ | RB2: Connection for a resistor that sets the channel 2 output source current. Use a resistor in the range 750 Ω to 1.5 k Ω . | I |
| 9 | V _{CC} 200 Ω 10 30 kΩ | RB1: Connection for a resistor that sets the channel 1 output source current. Use a resistor in the range 750 Ω to 1.5 k Ω . | I |
| 10 | V _{CC} 9 I _{SO(OUT)1} 10 30 kΩ | OUT1: Push-pull output. The absolute maximum rating for the output source current is -50 mA. Connecting the external resistor to RB1 terminal allows this circuit to provide an output source current with excellent line regulation and minimal sample-to-sample variations. | O |
| 11 | V _{CC} 8 I _{SO(OUT)2} 11 30 kΩ | OUT2: Push-pull output. The absolute maximum rating for the output source current is -50 mA. Connecting the external resistor to RB2 terminal allows this circuit to provide an output source current with excellent line regulation and minimal sample-to-sample variations. | O |
| 12 | 12) | GND: Ground. | _ |

Panasonic

8

| Pin No. | Equivalent circuit | Description | I/O |
|---------|---------------------------------------|---|-----|
| 13 | V _{cc} | OUT3: Open-collector output. The absolute maximum rating for the output current is +50 mA. | O |
| 14 | 14) | V _{CC} : Power supply terminal. Provide the operating supply voltage in the range 1.8 V to 14 V. | _ |
| 15 | V _{CC} Latch O.2 V R Q | OSC: Connection for the capacitor and resistor that determine the oscillator frequency. Use a capacitor in the range 100 pF to 1 000 pF and a resistor in the range 3 k Ω to 33 k Ω . Use an oscillator frequency in the range 20 kHz to 1 MHz. | O |
| 16 | V _{CC} . | IN+3: Noninverting input to the error amplifier 3. | I |
| 17 | 17 | IN-3: Inverting input to the error amplifier 3. | I |
| 18 | 7 31 μA OSC PWM3 17 18 | FB3: Output from the error amplifier 3. This circuit can provide a source current of -31 µA or a sink current of 0.5 mA (minimum). | O |
| 19 | 19 _{1.5 kΩ} 1.26 V | IN-2: Inverting input to the error amplifier 2. | I |

| Pin No. | Equivalent circuit | Description | I/O |
|---------|---|--|-----|
| 20 | V _{CC} 31 μA OSC PWM2 1.26 V 0.5 mA min. 20 | FB2: Output from the error amplifier 2. This circuit can provide a source current of –31 μA or a sink current of 0.5 mA (minimum). | 0 |
| 21 | (21) 1.5 kΩ 1.26 V | IN-1: Inverting input to the error amplifier 1. | I |
| 22 | V _{CC} 31 μA OSC PWM1 1.26 V 1.26 V 22 | FB1: Output from the error amplifier 1. This circuit can provide a source current of -31 μA or a sink current of 0.5 mA (minimum). | O |
| 23 | V_{CC} 1.5 k Ω 1.1 μ A Latch \overline{S} \overline{R} Output shutoff | S.C.P.: Connection for the capacitor that sets the timer latch short-circuit protection circuit time constant. Use a capacitor with a value of 1 000 pF or higher. The charge current I_{CHG} is 1.1 μA typical. | 0 |
| 24 | 7 (18 (15) 50 kΩ PWM3 24 PWM3 | DT3: Sets the channel 3 soft start time. Set the time by connecting a capacitor between this pin and ground. Note that although the channel 3 maximum on duty is set internally to 86%, the maximum on duty can be set to a value of 86% or less by inserting a resistor between this pin and ground, and can be set to a value of 86% or more by inserting a resistor between this pin and the V_{REF} pin. | I |

■ Usage Notes

[1] Allowable power dissipation

Since the power dissipation (P) in this IC increases proportionally with the supply voltage, applications must be careful to operate so that the loss does not exceed the allowable power dissipation, P_D , for the package.

Reference formula:

$$\begin{split} P = (V_{CC} - V_{BEQ1}) \times I_{SO(OUT)1} \times Du_1 & \leftarrow \text{Power dissipation in the channel 1 output stage} \\ + (V_{CC} - V_{BEQ2}) \times I_{SO(OUT)2} \times Du_2 & \leftarrow \text{Power dissipation in the channel 2 output stage} \\ + V_{O(SAT)3} \times I_{OUT3} \times Du_3 & \leftarrow \text{Power dissipation in the channel 3 output stage} \\ + V_{CC} \times I_{CC} & \leftarrow \text{Power dissipation between } V_{CC} \text{ and ground} \end{split}$$

<P_D

 V_{BEQ1} : The voltage between the base and emitter of the npn transistor Q1

 $I_{SO(OUT)1}$: The OUT1 pin output source current

(When R_{RB1} is 1 k Ω , $I_{SO(OUT)1}$ will be 38 mA, maximum.)

Du₁ : The output 1 duty factor

 V_{BEQ2} : The voltage between the base and emitter of the npn transistor Q2

 $I_{SO(OUT)2}$: The OUT2 pin output source current

(When R_{RB2} is 1 k Ω , $I_{SO(OUT)2}$ will be 38 mA, maximum.)

Du₂ : The output 2 duty factor

 $\begin{array}{ll} V_{O(SAT)3} & : The \ OUT3 \ pin \ saturation \ voltage \ (0.5 \ V \ maximum \ when \ OUT1 \ is \ 40 \ mA.) \\ I_{OUT3} & : The \ OUT3 \ pin \ current \ (This \ will \ be \ \{V_{CC} - V_{BEQ3} - V_{O(SAT)3}\}/R_{O3}.) \end{array}$


 $\begin{array}{ll} Du_3 & : \mbox{ The output 3 duty factor} \\ I_{CC} & : \mbox{ The } V_{CC} \mbox{ pin current} \end{array}$

[2] Allowable V_{CC} ripple

 V_{CC} ripple due to the switching transistor being turned on and off can cause this IC's U.V.L.O. circuit, which is biased by V_{CC} , to operate incorrectly, and can cause the S.C.P. capacitor charging operation to fail to start when the output is shorted.


The figure shows the allowable range for V_{CC} ripple. Applications should reduce V_{CC} ripple to be within this range, either by inserting a ripple filter in the V_{CC} line or by inserting a capacitor between the IC GND and V_{CC} pins and locating that capacitor as close to the IC as possible.

Note that the allowable range shown here is the result of testing the IC alone and that the allowable range may differ depending on the actual structure of the power supply circuit. Also note that this allowable range is a design target, and is not guaranteed by testing of all samples.




■ Application Notes

[1] QFN024-P-0405 package power dissipation




[2] Main characteristics







f_{OSC} — Maximum output duty




 $R_B \!-\!\!-\! I_{SO(OUT)}$




f_{OSC} — Maximum output duty




f_{OSC} — Maximum output duty



 $R_B - I_{SI(OUT)}$



[3] Timing charts



[4] Function descriptions

1. Reference voltage block

This circuit is composed of a band gap circuit, and outputs a 1.26 V (typical) reference voltage that is temperature compensated to a precision of $\pm 1\%$. This reference voltage is stabilized when the supply voltage is 1.8 V or higher. This reference voltage is used by error amplifiers 1 and 2.

2. Triangular wave generator

This circuit generates a triangular wave like a sawtooth with a peak of 0.7 V and a trough of 0.2 V using a capacitor C_T (for the time constant) and resistor R_T connected to the OSC pin (pin 15). The oscillator frequency can be set to an arbitrary value by selecting appropriate values for the external capacitor and resistor, C_T and R_T . This IC can use an oscillator frequency in the range 20 kHz to 1 MHz. The triangular wave signal is provided to the noninverting input of the PWM comparator in each channel internally to the IC. Use the formulas below for rough calculation of the oscillator frequency.




Figure 1. Triangular oscillator waveform

$$f_{\rm OSC} \approx - \frac{1}{C_{\rm T} \times R_{\rm T} \times \ln \frac{V_{\rm OSCL}}{V_{\rm OSCH}}} \approx 0.8 \times \frac{1}{C_{\rm T} \times R_{\rm T}} \ (\rm Hz)$$

Note, however, that the above formulas do not take the rapid charge time, overshoot, and undershoot into account. See the experimentally determined graph of the oscillator frequency vs. timing capacitance value provided in the main characteristics section.

3. Error amplifier 1

This circuit is an npn-transistor input error amplifier that detects and amplifies the DC-DC converter output voltage, and inputs that signal to a PWM comparator. The 1.26 V internal reference voltage is applied to the noninverting input. Arbitrary gain and phase compensation can be set up by inserting a resistor and capacitor in series between the FB1 pin (pin 22) and the IN±1 pin (pin 21). The output voltage V_{OUT1} can be set using the circuit shown in the figure.




Figure 2. Connection method of error amplifier 1 (Step-up output)

[4] Function descriptions (continued)

4. Error amplifier 2

This circuit is an npn-transistor input error amplifier that detects and amplifies the DC-DC converter output voltage, and inputs that signal to a PWM comparator. The 1.26 V internal reference voltage is applied to the noninverting input. Arbitrary gain and phase compensation can be set up by inserting a resistor and capacitor in series between the FB2 pin (pin 20) and the IN–2 pin (pin 19). The output voltage V_{OUT2} can be set using the circuit shown in the figure.




Figure 3. Connection method of error amplifier 2 (Step-up output)

5. Error amplifier 3

This circuit is a pnp-transistor input error amplifier that detects and amplifies the DC-DC converter output voltage and inputs that signal to a PWM comparator. Arbitrary gain and phase compensation can be set up by inserting a resistor and capacitor in series between the FB3 pin (pin 18) and the IN-3 pin (pin 17). The output voltage V_{OUT3} can be set using the circuit shown in the figure.




Figure 4. Connection method of error amplifier 3

6. Timer latch short-circuit protection circuit

This circuit protects the external main switching elements, flywheel diodes, choke coils, and other components against degradation or destruction if an excessive load or a short circuit of the power supply output continues for longer than a certain fixed period.

The timer latch short-circuit protection circuit detects the output of the error amplifiers. If the DC-DC converter output voltage drops and an FB pin (pins 18, 20, or 22) voltage exceeds 0.9 V, the S.C.P. comparator outputs a low level and the timer circuit starts. This starts charging the external protection circuit delay time capacitor.

If the error amplifier output does not return to the normal voltage range before that capacitor reaches 1.26 V, the latch circuit latches, the output drive transistors are turned off, and the dead-time is set to 100%.

[4] Function descriptions (continued)

7. Low input voltage malfunction prevention circuit (U.V.L.O.)

This circuit protects the system against degradation or destruction due to incorrect control operation when the power supply voltage falls during power on or power off.

The low input voltage malfunction prevention circuit detects the internal reference voltage that changes with the supply voltage level. While the supply voltage is rising, this circuit cuts off the output drive transistor until the reference voltage reaches 1.67 V. It also sets the dead-time to 100% and at the same time holds the S.C.P. pin (pin 23) and the DT pins (pins 1, 2, and 24) at 0 V, and the OSC pin (pin 15) at about 1.2 V.

8. PWM comparators

The PWM comparators control the on-period of the output pulse according to their input voltage.

The output transistors are turned on during periods when the OSC pin (pin 15) triangular wave is lower than both of the corresponding FB pin (pins 18, 20, or 22) and the corresponding DT pin (pins 1, 2, or 24).

The PWM 2 circuit turns the output transistor on during periods when OSC pin (pin 15) triangular wave is at a higher level than both of the FB2 pin (pin 20) and the DT2 pin (pin 1).

The maximum duty is set to 86% internally, but it can be set to a value lower than 86% by inserting a resistor between the corresponding DT pin and ground, and can be set to a value higher than 86% by inserting a resistor between the corresponding DT pin and the V_{REF} pin.

The IC's soft start function operates to gradually increase the width of the output pulse on-period during startup if a capacitor is inserted between the DT pin and ground.

9. Output 1 and output 2 blocks

These output circuits have a totem pole structure. A constant-current source output with good line regulation can be set up freely by connecting current setting resistors to the RB pins.

These circuits can provide a constant-current source output of up to 50 mA.

10. Output 3 block

This output circuit has an open collector structure.

An output current of up to 50 mA can be provided, and the output pin has a breakdown voltage of 15 V.

11. CTL block

The CTL block output circuit also has a totem pole structure. A constant-current source output with good line regulation can be set up freely by connecting current setting resistors to the RB2 pin.

The CTL block can provide a constant-current source output of up to 50 mA.

[5] Time constant setup for the timer latch short-circuit protection circuit

Figure 6 shows the structure of the timer latch short-circuit protection circuit. The short-circuit protection comparator continuously compares a 0.9 V reference voltage with the FB1, FB2, and FB3 error amplifier outputs.

When the DC-DC converter output load conditions are stable, the short-circuit protection comparator holds its average value since there are no fluctuations in the error amplifier outputs. At this time, the output transistor Q1 will be in the conducting state, and the S.C.P. pin will be held at 0 V.

If the output load conditions change rapidly and a high-level signal (0.9 V or higher) is input to the short-circuit protection comparator from the error amplifier output, the short-circuit protection comparator will output a low level and the output transistor Q1 will shut off. Then, the capacitor C_{SCP} connected to the S.C.P. pin will start to charge. When the external capacitor C_{SCP} is charged to about 1.26 V by the constant current of about 1.1 mA, the latch circuit will latch and the dead-time will be set to 100% with the output held fixed at the low level. Once the latch circuit has latched, the S.C.P. pin capacitor will be discharged to about 0 V, but the latch circuit will not reset unless either power is turned off or the power supply is restarted using on/off control.

1.26 V =
$$I_{CHG} \times \frac{t_{PE}}{C_{SCP}}$$

$$\therefore t_{PE} (s) = 1.15 \times C_{SCP} (\mu F)$$

At power supply startup, the output appears to be in the shorted state, and the IC starts to charge the S.C.P. pin capacitor. Therefore, users must select an external capacitor that allows the DC-DC converter output voltage to rise before the latch circuit in the later stage latches. In particular, care is required if the soft start function is used, since that function makes the startup time longer.




Figure 5. S.C.P. pin charging waveform




Figure 6. Short-circuit protection circuit

[6] Parallel synchronous operation of multiple ICs

Multiple instances of this IC can be operated in parallel. If the OSC pins (pin 15) and Off pins (pin 6) are connected to each other as shown in figure 7, the ICs will operate at the same frequency.

It is also possible to operate a one-channel control IC (e.g. the AN8016SH or AN8016NSH) and a two-channel control IC (e.g. the AN8017SA or AN8018SA) in this parallel synchronous mode. In this case, short the OSC and Off pins together.

Note that it is not possible to control the on/off states of each IC operating in this mode independently. It is only possible to turn all the ICs on or off at the same time remotely.




Figure 7. Slave operation circuit example

[7] Sequential operation

Delays can be provided in the startup times by inserting capacitors (C_{CTL}) between the CTL pins and ground. Delay time: $t_{DLY} = 1.26$ (V) \times C_{CTL} (μ F)/1.1 (μ A) (s)

Note that the individual channels can also be turned on or off independently by external signals. These external signals may have voltages in the range 0 V to V_{CC} .





Figure 8. Sequential operation


[8] Differences between this IC and the AN8049SH

The pin arrangements differ. The AN8049SH is an alternative package version of this IC.

AN8049FHN




AN8049SH




21

[9] Error amplifier frequency characteristics


1. Error amplifiers 1 and 2






2. Error amplifier 3

(Test circuit)





■ Application Circuit Example

