

EMSL13 D 2 J -33.33M

Frequency Tolerance/Stability ±50ppm Maximum over 0°C to +70°C Duty Cycle -50 ±5(%) Nominal Frequency
33.333MHz


Logic Control / Additional Output
Standby (ST) and Complementary Output

Stoppm Maximum over 0°C to +70°C (Inclusive of all conditions: Calibration Tolerance at 25°C, Frequency Tolerance/Stability #### Stoppm Maximum over 0°C to +70°C (Inclusive of all conditions: Calibration Tolerance at 25°C, Frequency Stability over the Operating Temperature Range, Supply Voltage Change, Output Load Change, First Year Aging at 25°C #### Stoppm First Year Maximum ##### Supply Voltage ### ### ### ### ### ### ### ### ###
Stability over the Operating Temperature Range, Supply Voltage Change, Output Load Change, First Yea Aging at 25°C, Reflow, Shock, and Vibration) 4. 1ppm First Year Maximum 4. 3. Vdc ±0.3 Vdc 1. 1ppm First Year Maximum 70mA Maximum (Excluding Load Termination Current) 6. 10utput Voltage Logic High (Voh) 6. 10mVdc Minimum, 750mVdc Typical, 950mVdc Maximum 6. 10mVdc Minimum, 25mVdc Typical, 50mVdc Maximum 7. 10mVdc Minimum, 25mVdc Typical, 50mVdc Maximum 7. 10mVdc Minimum, 25mVdc Typical, 50mVdc Maximum 7. 10mVdc Voltage Logic Low (Vol) 7. 10mVdc Minimum, 750mVdc Typical, 950mVdc Maximum 7. 10mVdc Voltage Logic Voltage 8. 10mVdc Minimum, 750mVdc Typical, 950mVdc Maximum 8. 10mVdc Minimum, 750mVdc Typical, 950mVdc Maximum 9. 10mVdc Minimum, 750mVdc Maximum 9. 10mVdc Minimum, 750mVdc Typical, 950mVdc Maximum 9. 10mVdc Minimum, 750mVdc Maximum 9. 10mVdc Minimum, 750mVdc Maximum 9. 10mVdc Minimum, 750mVdc M
Facility
Input Current 70mA Maximum (Excluding Load Termination Current) 600mVdc Minimum, 750mVdc Typical, 950mVdc Maximum 70utput Voltage Logic Low (Vol) 70mVdc Minimum, 25mVdc Typical, 50mVdc Maximum 70mVdc Voltage SomVdc Maximum (Measured over 20% to 80% of waveform) 70mVdc Voltage SomVdc Maximum (Measured over 20% to 80% of waveform) 70mVdc Voltage SomVdc Maximum (Measured over 20% to 80% of waveform) 70mVdc Voltage SomVdc Maximum (Measured over 20% to 80% of waveform) 70mVdc Voltage SomVdc Maximum (Measured over 20% to 80% of waveform) 70mVdc Voltage SomVdc Maximum (Measured over 20% to 80% of waveform) 70mVdc Voltage SomVdc Maximum (Measured over 20% to 80% of waveform) 70mVdc Voltage SomVdc Maximum (Measured over 20% to 80% of waveform) 70mVdc Voltage SomVdc Maximum (Measured over 20% to 80% of waveform) 70mVdc Voltage SomVdc Voltage SomVdc Maximum (Measured over 20% to 80% of waveform) 70mVdc Voltage SomVdc Voltage So
Output Voltage Logic High (Voh) Output Voltage Logic Low (Vol) OmVdc Minimum, 750mVdc Typical, 950mVdc Maximum Output Voltage Logic Low (Vol) OmVdc Minimum, 25mVdc Typical, 50mVdc Maximum 300pSec Typical, 350pSec Maximum (Measured over 20% to 80% of waveform) Output Cycle 50 ±5(%) (Measured at 50% of waveform) Output Swing (VOpp) 600mVdc Minimum, 750mVdc Typical, 950mVdc Maximum 50 Ohms to Ground (Output and Complementary Output) Output Logic Type HCSL Logic Control / Additional Output Output Control Input Voltage Vih of 70% of Vdd Minimum or No Connect to Enable Output and Complementary Output, Vil of 30% of
Output Voltage Logic Low (Vol) OmVdc Minimum, 25mVdc Typical, 50mVdc Maximum 300pSec Typical, 350pSec Maximum (Measured over 20% to 80% of waveform) Output Cycle 50 ±5(%) (Measured at 50% of waveform) Output Swing (VOpp) 600mVdc Minimum, 750mVdc Typical, 950mVdc Maximum 50 Ohms to Ground (Output and Complementary Output) Output Logic Type HCSL Output Control / Additional Output Standby (ST) and Complementary Output Output Control Input Voltage Vih of 70% of Vdd Minimum or No Connect to Enable Output and Complementary Output, Vil of 30% of
Rise/Fall Time 300pSec Typical, 350pSec Maximum (Measured over 20% to 80% of waveform) 50 ±5(%) (Measured at 50% of waveform) 600mVdc Minimum, 750mVdc Typical, 950mVdc Maximum 600mVdc Minimum, 750mVdc Typical, 950mVdc Maximum 50 Ohms to Ground (Output and Complementary Output) 600mVdc Minimum, 750mVdc Typical, 950mVdc Maximum 600mVdc Minimum, 750mVdc Typical, 950mVdc Maximum 600mVdc Minimum, 750mVdc Typical, 950mVdc Maximum 600mVdc Minimum, 750mVdc Maximum 600mVdc Minimum 600mVdc Minimum 600mVdc Minimum 600mVdc Minimum 600mVdc Minimum 600mVdc Maximum 600mVdc Minimum 600mVdc Maximum 600mVdc Minimum 600mVdc Minimum 600mVdc Minimum 600mVdc Minimum 600mVdc Maximum 600mVdc Max
Duty Cycle 50 ±5(%) (Measured at 50% of waveform) 600mVdc Minimum, 750mVdc Typical, 950mVdc Maximum 50 Ohms to Ground (Output and Complementary Output) Dutput Logic Type HCSL Logic Control / Additional Output Standby (ST) and Complementary Output Output Control Input Voltage Vih of 70% of Vdd Minimum or No Connect to Enable Output and Complementary Output, Vil of 30% of
Output Swing (VOpp) 600mVdc Minimum, 750mVdc Typical, 950mVdc Maximum 50 Ohms to Ground (Output and Complementary Output) Output Logic Type Logic Control / Additional Output Standby (ST) and Complementary Output Output Control Input Voltage Vih of 70% of Vdd Minimum or No Connect to Enable Output and Complementary Output, Vil of 30% of
Load Drive Capability 50 Ohms to Ground (Output and Complementary Output) HCSL Logic Control / Additional Output Standby (ST) and Complementary Output Output Control Input Voltage Vih of 70% of Vdd Minimum or No Connect to Enable Output and Complementary Output, Vil of 30% of
Dutput Logic Type HCSL Logic Control / Additional Output Standby (ST) and Complementary Output Dutput Control Input Voltage Vih of 70% of Vdd Minimum or No Connect to Enable Output and Complementary Output, Vil of 30% of
Logic Control / Additional Output Standby (ST) and Complementary Output Output Control Input Voltage Vih of 70% of Vdd Minimum or No Connect to Enable Output and Complementary Output, Vil of 30% of
Output Control Input Voltage Vih of 70% of Vdd Minimum or No Connect to Enable Output and Complementary Output, Vil of 30% of
Vdd Maximum to Disable Output and Complementary Output (High Impedance)
Standby Current 30µA Maximum (Without Load)
Period Jitter (Deterministic) 0.2pSec Typical
Period Jitter (Random) 2.0pSec Typical
Period Jitter (RMS) 1.5pSec Typical, 3.0pSec Maximum
Period Jitter (pk-pk) 20pSec Typical, 25pSec Maximum
Period Jitter (Cycle to Cycle) 10pSec Typical
RMS Phase Jitter (Fj = 637kHz to 0MHz; Random) 1.7pSec Typical
RMS Phase Jitter (Fj = 1.5MHz to 0.8pSec Typical 22MHz; Random)
RMS Phase Jitter (Fj = 1.875MHz to 0.7pSec Typical 0.00MHz; Random)
Start Up Time 10mSec Maximum
Storage Temperature Range -55°C to +125°C

ENVIRONMENTAL & MECHANICAL SPECIFICATIONS		
ESD Susceptibility	MIL-STD-883, Method 3015, Class 2, HBM 2000V	
Flammability	UL94-V0	
Mechanical Shock	MIL-STD-883, Method 2002, Condition G, 30,000G	
Moisture Resistance	MIL-STD-883, Method 1004	
Moisture Sensitivity Level	J-STD-020, MSL 1	
Resistance to Soldering Heat	MIL-STD-202, Method 210, Condition K	
Resistance to Solvents	MIL-STD-202, Method 215	
Solderability	MIL-STD-883, Method 2003 (Six I/O Pads on bottom of package only)	
Temperature Cycling	mperature Cycling MIL-STD-883, Method 1010, Condition B	
Thermal Shock	MIL-STD-883, Method 1011, Condition B	
Vibration	MIL-STD-883, Method 2007, Condition A, 20G	



MECHANICAL DIMENSIONS (all dimensions in millimeters)




PIN	CONNECTION
1	Standby (ST)
2	No Connect
3	Case Ground
4	Output
5	Complementary Output
6	Supply Voltage

LINE	MARKING
1	XXXX or XXXXX XXXX or XXXXX=Ecliptek Manufacturing Identifier

Note A: Center paddle is connected internally to oscillator ground (Pad 3).

Suggested Solder Pad Layout


All Dimensions in Millimeters



All Tolerances are ±0.1




OUTPUT WAVEFORM & TIMING DIAGRAM






OUTPUT WAVEFORM & TIMING DIAGRAM





Test Circuit for Output Enable and Complementary Output




Note 2: A low capacitance (<12pF), 10X attenuation factor, high impedance (>10Mohms), and high bandwidth (>500MHz) passive probe is recommended.

Note 3: Test circuit PCB traces need to be designed for a characteristic line impedance of 50 ohms.

Note 4: A 10 ohm to 33 ohm series resistor is required to limit overshoot. Rs value is circuit layout dependant.



Test Circuit for Standby and Complementary Output




Note 2: A low capacitance (<12pF), 10X attenuation factor, high impedance (>10Mohms), and high bandwidth (>500MHz) passive probe is recommended.

Note 3: Test circuit PCB traces need to be designed for a characteristic line impedance of 50 ohms.

Note 4: A 10 ohm to 33 ohm series resistor is required to limit overshoot. Rs value is circuit layout dependant.



Recommended Solder Reflow Methods




High Temperature Infrared/Convection

Ts MAX to T∟ (Ramp-up Rate)	3°C/second Maximum
Preheat	
- Temperature Minimum (Ts MIN)	150°C
- Temperature Typical (Ts TYP)	175°C
- Temperature Maximum (Ts MAX)	200°C
- Time (ts MIN)	60 - 180 Seconds
Ramp-up Rate (T∟ to T _P)	3°C/second Maximum
Time Maintained Above:	
- Temperature (T∟)	217°C
- Time (t∟)	60 - 150 Seconds
Peak Temperature (T _P)	260°C Maximum for 10 Seconds Maximum
Target Peak Temperature (T _P Target)	250°C +0/-5°C
Time within 5°C of actual peak (tp)	20 - 40 seconds
Ramp-down Rate	6°C/second Maximum
Time 25°C to Peak Temperature (t)	8 minutes Maximum
Moisture Sensitivity Level	Level 1



Recommended Solder Reflow Methods



Low Temperature Infrared/Convection 240°C

Ts MAX to T∟ (Ramp-up Rate)	5°C/second Maximum
Preheat	
- Temperature Minimum (Ts MIN)	N/A
- Temperature Typical (Ts TYP)	150°C
- Temperature Maximum (Ts MAX)	N/A
- Time (ts MIN)	60 - 120 Seconds
Ramp-up Rate (T∟ to T _P)	5°C/second Maximum
Time Maintained Above:	
- Temperature (T∟)	150°C
- Time (t∟)	200 Seconds Maximum
Peak Temperature (T _P)	240°C Maximum
Target Peak Temperature (T _P Target)	240°C Maximum 2 Times / 230°C Maximum 1 Time
Time within 5°C of actual peak (tp)	10 seconds Maximum 2 Times / 80 seconds Maximum 1 Time
Ramp-down Rate	5°C/second Maximum
Time 25°C to Peak Temperature (t)	N/A
Moisture Sensitivity Level	Level 1

Low Temperature Manual Soldering

185°C Maximum for 10 seconds Maximum, 2 times Maximum.

High Temperature Manual Soldering

260°C Maximum for 5 seconds Maximum, 2 times Maximum.