

TB62201AF

DUAL-STEPPING MOTOR DRIVER IC FOR OA EQUIPMENT USING PWM CHOPPER TYPE

The TB62201AF is a dual-stepping motor driver driven by chopper micro-step pseudo sine wave.

To drive two-phase stepping motors, Two pairs of 16-bit latch and shift registers are built in the IC. The IC is optimal for driving stepping motors at high efficiency and with low-torque ripple.


The IC supports Mixed Decay mode for switching the attenuation ratio at chopping. The switching time for the attenuation ratio can be switched in four stages according to the load.

FEATURES

- Two stepping motors driven by micro-step pseudo sine wave are controlled by a single driver IC
- Monolithic Bi-CMOS IC
- Low ON-resistance of $R_{on} = 0.5 \Omega$ ($T_j = 25^\circ\text{C}$ @1.0 A: Typ.)
- ESD protection Exceeds 2000 V, MIL-STD-883D
- Two pairs of built-in 16-bit shift and latch registers
- Two pairs of built-in 4-bit DA converters for micro steps
- Built-in ISD, TSD, VDD&VM power monitor (reset) circuit for protection
- Built-in charge pump circuit (two external capacitors)
- 36-pin power flat package (HSOP36-P-450-0.65)
- Output voltage : 40 V max
- Output current : 1.5 A / phase max
- Built-in Mixed Decay mode enables specification of four-stage attenuation ratio.
(The attenuation ratio table can be overwritten externally.)
- Chopping frequency can be set by external resistors and capacitors. High-speed chopping possible at 100 kHz or higher.

Note: When using the IC, pay attention to thermal conditions.

- └ These devices are easy damage by high static voltage.
- └ In regards to this, please handle with care.




HSOP36-P-450-0.65

Weight: 0.79 g (Typ.)

BLOCK DIAGRAM


1. Overview (Power lines : A / B unit (C / D unit is the same as A / B unit))



2. Logic unit A / B (C / D unit is the same as A / B unit)

Function

This circuit is used to input from the DATA pins micro-step current setting data and to transfer them to the subsequent stage. By switching the SETUP pin, the data in the mixed decay timing table can be overwritten.



Note: The RESET and SETUP pins are pulled down in the IC by 10 kΩ resistor. When not using these pins, connect them to GND. Otherwise, malfunction may occur.


3. Current feedback circuit and current setting circuit (A / B unit (C / D unit is the same as A / B unit))

Function

The current setting circuit is used to set the reference voltage of the output current using the micro-step current setting data input from the DATA pins.

The current feedback circuit is used to output to the output control circuit the relation between the set current value and output current. This is done by comparing the reference voltage output to the current setting circuit with the potential difference generated when current flows through the current sense resistor connected between RS and VM.


The chopping waveform generator circuit to which CR is connected is used to generate clock used as reference for the chopping frequency.



Note 1: RS COMP 1: Compares the set current with the output current and outputs a signal when the output current reaches the set current.


Note 2: RS COMP 2: Compares the set current with the output current at the end of Fast mode during chopping. Outputs a signal when the set current is below the output current.

4. Output control circuit, current feedback circuit and current setting circuit (A / B unit (C / D unit is the same as A / B unit))




Note: The RESET pins is pulled down in the IC by 10-kΩ resistor.
When not using the pin, connect it to GND. Otherwise, malfunction may occur.

5. Output equivalent circuit (A / B unit (C / D unit is the same as A / B unit))




6. Input equivalent circuit


(1) Logic input circuit (CLK, DATA, STROBE)



(2) Input circuit (SETUP, $\overline{\text{RESET}}$)




(3) V_{ref} input circuit





Note: The SETUP and $\overline{\text{RESET}}$ pins are pulled down. Do not use them open.
When not using these pins, connect them to GND.

PIN ASSIGNMENT



Note: [Important] If this IC is inserted reverse, voltages exceeding the voltages of standard may be applied to some pins, causing damage.
Please confirm the pin assignment before mounting and using the IC.

PIN DESCRIPTION

PIN No.	PIN SYMBOL	DESCRIPTION
1	V _{M B}	Voltage major for output B block
2	OUT B	Output B pin
3	R _{S B}	Channel B current pin
4	PGND	Power GND pin
5	OUT \bar{B}	Output \bar{B} pin
6	SETUP	CR setup switching pin (L : normal, H : setup)
7	C _{cp A}	Capacitor pin for charge pump (Ccp1)
8	CR	External C / R (osc) pin (sets chopping frequency)
9	V _{REF AB}	V _{ref} input pin AB
F _{IN}	V _{SS}	F _{IN} (V _{SS}) : Logic GND pin
10	V _{REF CD}	V _{ref} input pin CD
11	NC	Non Connection
12	C _{cp B}	Capacitor pin for charge pump (Ccp2)
13	C _{cp C}	Capacitor pin for charge pump (Ccp2)
14	OUT \bar{D}	Output \bar{D} pin
15	PGND	Power GND pin
16	R _{S D}	Channel D current pin
17	OUT D	Output D pin
18	V _{M D}	Voltage major for output D block
19	V _{M C}	Voltage major for output C block
20	OUT \bar{C}	Output \bar{C} pin
21	R _{S C}	Channel C current pin
22	PGND	Power GND pin
23	OUT C	Output C pin
24	STROBE CD	CD STROBE (latch) signal input pin ( : LATCH)
25	CLK CD	CD clock input pin
26	DATA CD	CD serial data signal input pin
27	V _{DD}	Power pin for logic block
F _{IN}	V _{SS}	F _{IN} (V _{SS}) : Logic GND pin
28	$\overline{\text{RESET}}$	Output reset signal input pin (L : RESET)
29	DATA AB	AB serial data signal input pin
30	CLK AB	AB clock input pin
31	STROBE AB	AB STROBE (latch) signal input pin ( : LATCH)
32	OUT A	Output A pin
33	PGND	Power GND pin
34	R _{S A}	Channel A current pin
35	OUT \bar{A}	Output \bar{A} pin
36	V _{M A}	Voltage major for output A block

Note: How to handle GND pins

All power GND pins and F_{IN} (V_{SS} : signal GND) pins must be grounded.

Since F_{IN} also functions as a heat sink, take the heat dissipation into consideration when designing the board.

SIGNAL FUNCTIONS

1. Serial input signals (for A / B. C / D is the same as A / B)

DATA No.	NAME	FUNCTIONS
0 LSB	TORQUE 0	DATA No.0, 1 = HH: 100%, LH: 85% HL: 70%, LL: 50%
1	TORQUE 1	
2	DECAY MODE B ₀	00: DECAY MODE 0, 01: DECAY MODE 1 10: DECAY MODE 2, 11: DECAY MODE 3
3	DECAY MODE B ₁	
4	Current B ₀	Used for setting current. (LLLL = Output ALL OFF MODE) 4-bit current B data (Steps can be divided into 16 by 4-bit data)
5	Current B ₁	
6	Current B ₂	
7	Current B ₃	
8	PHASE B	Phase information (H: OUT A: H, OUT A: L)
9	DECAY MODE A ₀	00: DECAY MODE 0, 01: DECAY MODE 1 10: DECAY MODE 2, 11: DECAY MODE 3
10	DECAY MODE A ₁	
11	Current A ₀	Used for setting current. (LLLL = Output ALL OFF MODE) 4-bit current A data (Steps can be divided into 16 by 4-bit data)
12	Current A ₁	
13	Current A ₂	
14	Current A ₃	
15 MSB	PHASE A	Phase information (H : OUT A : H, OUT \bar{A} : L)

(Note 1)

Note 1: Serial data input order

Serial data are input in the order LSB (DATA 0)

→ MSB (DATA 15)

ROLE OF DATA

DATA NAME	NUMBER OF BITS	FUNCTIONS
TORQUE	2	Roughly regulates the current (four stages). Common to A and B units.
DECAY MODE	2 × 2 phases	Selects Decay mode. A and B units are set separately.
CURRENT	4 × 2 phases	Sets a 4-bit micro-step electrical angle. A and B units are set separately.
PHASE	1 × 2 phases	Determines polarity (+ or -). A and B units are set separately.

2. Serial input signal functions

INPUT						ACTION
CLK	STROBE	DATA	RESET	V _{DDR} (Note 2) or V _{MR}	Operation of TSD / ISD	(Note 2)
	x	x	H	H	L	No change in shift register.
	x	H	H	H	L	H level is input to shift register.
	x	L	H	H	L	L level is input to shift register.
x		x	H	H	L	Shift register data are latched.
x		x	H	H	L	Q _n
x	x	x	L	x	L	Output off, charge pump halted (S / R DATA CLR)
x	x	x	x	L	L	Output off (S / R DATA CLR) Charge pump halted Mixed decay timing table cleared (only V _{DDR})
x	x	x	H	H	H	Output off (S / R DATA HOLD) Charge pump halted Restored when RESET goes from Low to High

x: Don't Care

Q_n: Latched output level when STROBE is .

Note 1: V_{DDR} and V_{MR}

H when the operable range (3 V typical) or higher and L when lower.

When one of V_{DDR} or V_{MR} is operating, the system resets (OR relationship).

Note 2: High when TSD is in operation.

When one of TSD or ISD is operating, the system resets (OR relationship).

Note: Function of overcurrent protection circuit

Until the RESET signal is input after ISD is triggered, the overcurrent protection circuit remains in operation.

During ISD, the charge pump stays halted.

When TSD and ISD are operating, the charge pump halts.

3. PHASE functions

INPUT	FUNCTION
H	Positive polarity (A: H, \bar{A} : L)
L	Negative polarity (A: L, \bar{A} : H)

4. DECAY MODE X0, X1 functions

DECAY MODE X1	DECAY MODE X0	FUNCTION
L	L	Decay Mode 0 (Initial Value: SLOW DECAY MODE)
L	H	Decay Mode 1 (Initial Value: MIXED DECAY MODE: 37.5%)
H	L	Decay Mode 2 (Initial Value: MIXED DECAY MODE: 75%)
H	H	Decay Mode 3 (Initial Value: FAST DECAY MODE)

5. TORQUE functions

TORQUE 0	TORQUE 1	Comparator reference voltage ratio
H	H	100%
L	H	85%
H	L	70%
L	L	50%

6. Current AX (BX) functions

STEP	SET ANGLE	A ₃	A ₂	A ₁	A ₀	B ₃	B ₂	B ₁	B ₀
16	90.0	H	H	H	H	L	L	L	L
15	84.4	H	H	H	H	L	L	L	H
14	78.8	H	H	H	L	L	L	H	L
13	73.1	H	H	L	H	L	L	H	H
12	67.5	H	H	L	L	L	H	L	L
11	61.2	H	L	H	H	L	H	L	H
10	56.3	H	L	H	L	L	H	H	L
9	50.6	H	L	L	H	L	H	H	H
8	45.0	H	L	L	L	H	L	L	L
7	39.4	L	H	H	H	H	L	L	H
6	33.8	L	H	H	L	H	L	H	L
5	28.1	L	H	L	H	H	L	H	H
4	22.5	L	H	L	L	H	H	L	L
3	16.9	L	L	H	H	H	H	L	H
2	11.3	L	L	H	L	H	H	H	L
1	5.6	L	L	L	H	H	H	H	H
0	0.0	L	L	L	L	H	H	H	H

By inputting the above current data (A: 4-bit, B: 4-bit), 17-microstep drive is possible. For 1 step fixed to 90 degrees, see the section on output current vector line (85 page).


7. SETUP functions

INPUT	FUNCTION
H	Decay timing data input mode
L	Normal operating mode

Note: The SETUP pin is pulled down in the IC by 10-kΩ resistor.

8. Serial data input setting (Normal operation)

SETUP pin: L



Note: Data input to the DATA pin are 16-bit serial data.

Data are transferred from DATA 0 (Torque 0) to DATA 15 (Phase A). Data are input and transferred at the following timings.

At CLK falling edge : data input


At CLK rising edge : data transfer

After data are transferred, all data are latched on the rising edge of the STROBE signal.

As long as STROBE is not rising, the signal can be either Low or High during data transfer.

9. Serial data input setting (Decay timing setup)

SETUP pin: H



Note: Data input to the DATA pin are 16-bit serial data.

- Data are transferred from DATA 0 (Current Mode 1) to DATA 15 (DECAY MODE X-4). Data are input and transferred at the following timings.

- At CLK falling edge: data input

- At CLK rising edge: data transfer

- After data are transferred, all data are latched on the rising edge of the STROBE signal.

As long as STROBE is not rising, the signal can be either Low or High during data transfer.

10. Conditions on overwriting MIXED DECAY TIMMING table

If the following conditions are satisfied, the table can be overwritten.

- When $\overline{\text{RESET}} = \text{H}$ (when $\overline{\text{RESET}} = \text{L}$, the shift register is cleared, thus data cannot be input)
- When an internal reset is not triggered.
 - 1) When the temperature is such that TSD is not triggered (or not reset by TSD).
 - 2) Under a condition where ISD is not triggered (or not reset by ISD).
 - 3) Both VDD and VM are within the operating voltage.

Note 1: While the output transistors are operating, do not rewrite the values in the mixed decay timing table.

Note 2: The SETUP pins is pulled down in the IC by 10-kΩ resistor
When not using the pin, connect it to GND. Otherwise, malfunction may occur.

11. Data input signal at setting mixed decay timing table

DATA No.	NAME	FUNCTION	INITIAL VALUE
15 MSB	Current Mode 3	Selects Slow or Mixed Decay mode	1 : MIXED DECAY MODE
14	DECAY MODE 3-2	Sets decay 3 ratio (decay 3 raito)	1
13	DECAY MODE 3-1	↑	1
12	DECAY MODE 3-0	↑	1 : 100% : FAST DECAY MODE
11	Current Mode 2	Selects Slow or Mixed Decay mode	1 : MIXED DECAY MODE
10	DECAY MODE 2-2	Sets decay 2 ratio	1
9	DECAY MODE 2-1	↑	0
8	DECAY MODE 2-0	↑	1 : 75% MIXED DECAY
7	Current Mode 1	Selects Slow or Mixed Decay mode	1 : MIXED DECAY MODE
6	DECAY MODE 1-2	Sets decay 1 ratio	0
5	DECAY MODE 1-1	↑	1
4	DECAY MODE 1-0	↑	0 : 37.5% MIXED DECAY
3	Current Mode 0	Selects Slow or Mixed Decay mode	0 : SLOW DECAY MODE
2	DECAY MODE 0-2	Sets decay 0 ratio	0
1	DECAY MODE 0-1	↑	0
0 LSB	DECAY MODE 0-0	↑	0 (SLOW DECAY MODE)

Note 1: Input order of serial data

When setting decay timing, first input H to the SETUP pin, the same as for ordinary data, then input data from LSB (DATA 0) to MSB (DATA 15).

When power is first turned on, the initial values in the table above are set as defaults.

Once latched, data are not cleared except by VDDR (power-on and power-off reset).

Next, after the mode changes to SETUP, the data are retained until mixed decay timing data are input and latched.

12. Function of setting mixed decay timing

CURRENT MODE X	DECAY MODE X-2	DECAY MODE X-1	DECAY MODE X-0	MIXED DECAY TIMMING
L	Don' t care	Don' t care	Don' t care	0% (SLOW DECAY MODE)
H	L	L	L	12.5%
H	L	L	H	25.0%
H	L	H	L	37.5%
H	L	H	H	50.0%
H	H	L	L	62.5%
H	H	L	H	75.0%
H	H	H	L	87.5%
H	H	H	H	100% (FAST DECAY MODE)

Mixed decay timing means the time for switching Slow mode to Fast mode in MIXED DECAY MODE.

In Mixed Decay mode, the Fast mode time at the end of chopping Cycle (T_{chop}) is fixed by data.

The IC is switched from Slow to Fast mode according to the percentage representing mode time in the table above.

(For example, 12.5% means that 12.5% of the time is in Fast mode and the rest of the time, 87.5%, in Charge and Slow modes.)

Only when the value is maximum (100%), the mode is Fast Decay mode.

MAXIMUM RATINGS (Ta = 25°C)

CHARACTERISTIC	SYMBOL	RATING	UNIT
Logic Supply Voltage	V _{DD}	7	V
Output Voltage	V _M	40	V
Output Current	I _{OUT}	1.5	A / phase (Note 1)
Current Detect Pin Voltage	V _{RS}	V _M ± 4.5	V
Charge Pump Pin Maximum Voltage (CCP1 Pin)	V _H	V _M + 7.0	V
Logic Input Voltage	V _{IN}	to V _{DD} + 0.4	V
Power Dissipation	P _D	1.4	W (Note 2)
		3.2	W (Note 3)
Operating Temperature	T _{opr}	-40 to 85	°C
Storage Temperature	T _{stg}	-50 to 150	°C
Junction Temperature	T _j	150	°C

Note 1: Perform thermal calculations for the maximum current value under normal conditions. Use the IC at 1.2 A or less per phase.

Note 2: Input 7 V or less as V_{IN}.

Note 3: Measured for the IC only. (Ta = 25°C)

Note 4: Measured when mounted on the board. (Ta = 25°C)

Ta: IC ambient temperature

T_{opr}: IC ambient temperature when starting operation

T_j: IC chip temperature during operation T_j (max) is controlled by TSD (thermal shut down circuit)

RECOMMENDED OPERATING CONDITIONS (Ta = 0 to 85°C)

CHARACTERISTIC	SYMBOL	TEST CONDITION	MIN	TYP.	MAX	UNIT
Power Supply Voltage	V _{DD}	—	4.5	5.0	5.5	V
Output Voltage	V _M	V _{DD} = 5.0 V	20	24	34	V
Output Current	I _{OUT} (1)	Ta = 25°C, per phase (when one motor is driven)	—	1.1	1.3	A
	I _{OUT} (2)	Ta = 25°C, per phase (when two motors are driven)	—	1.1	1.3	A
Logic Input Voltage	V _{IN}	—	GND	—	V _{DD}	V
Clock Frequency	f _{CLK}	V _{DD} = 5.0 V	1.0	6.25	25	MHz
Chopping Frequency	f _{chop}	V _{DD} = 5.0 V	40	100	150	KHz
Reference Voltage	V _{ref}	V _M = 24 V, T _{orque} = 100%	2.0	3.0	V _{DD}	V
Current Detect Pin Voltage	V _{RS}	V _{DD} = 5.0 V	0	±1.0	±1.5	V

Note: Use the Maximum Junction Temperature (T_j) at 120°C or less

ELECTRICAL CHARACTERISTICS 1

(unless otherwise specified, Ta = 25°C, VDD = 5 V, VM = 24 V)

CHARACTERISTIC		SYMBOL	TEST CIR-CUIT	TEST CONDITION	MIN	TYP.	MAX	UNIT
Input Voltage	HIGH	VIN (H)	1	CLK, $\overline{\text{RESET}}$, STROBE, DATA Pins	2.0	VDD	VDD +0.4	V
	LOW	VIN (L)			GND -0.4	GND	0.8	
Input Current 1		IIN1 (H)	2	CLK, STROBE, DATA Pins	—	—	1.0	μA
		IIN1 (L)			—	—	1.0	
Input Current 2		IIN2 (H)		$\overline{\text{RESET}}$, SETUP Pins	—	—	700	μA
		IIN2 (L)			—	—	700	
Power Dissipation (VDD Pin)		IDD1	2	VDD = 5 V (STROBE, $\overline{\text{RESET}}$, DATA = L), $\overline{\text{RESET}}$ = L, Logic, output all off	—	3.0	6.0	mA
		IDD2		Output OPEN, fCLK = 6.25 MHz LOGIC ACTIVE, VDD = 5 V, Charge Pump = charged	—	4.0	80	
Power Dissipation (VM Pin)		IM1	3	Output OPEN (STROBE, $\overline{\text{RESET}}$, DATA = L), $\overline{\text{RESET}}$ = L, Logic, output all off Charge Pump = no operation	—	5.0	6.0	mA
		IM2		Output OPEN, fCLK = 6.25 MHz LOGIC ACTIVE, VDD = 5 V, VM = 24 V, Output off Charge Pump = charged	—	12	20	
		IM3	4	Output OPEN, fCLK = 6.25 MHz LOGIC ACTIVE, 100 kHz chopping (emulation), Output OPEN, Charge Pump = charged Ccp1 = 0.22 μF, Ccp2 = 0.01 μF	—	30	40	
Output Standby Current	Upper	IOH	5	VRS = VM = 24 V, Vout = 0 V, $\overline{\text{RESET}}$ = H, DATA = ALL L	-400	—	—	μA
Output Bias Current	Upper	IOB		VRS = VM = 24 V, Vout = 24 V, $\overline{\text{RESET}}$ = H, DATA = ALL L	-200	—	—	
Output Leakage Current	Lower	IOL		VRS = VM = CcpA = Vout = 24 V, $\overline{\text{RESET}}$ = L	—	—	1.0	
Comparator Reference Voltage Ratio	High (Reference)	VRS (H)	6	Vref = 3.0 V, Vref (Gain) = 1 / 5.0 TORQUE = (H.H) = 100% set	—	100	—	%
	MID HIGH	VRS (MH)		Vref = 3.0 V, Vref (Gain) = 1 / 5.0 TORQUE = (H.L) = 85% set	83	85	87	
	MID LOW	VRS (ML)		Vref = 3.0 V, Vref (Gain) = 1 / 5.0 TORQUE = (L.H) = 70% set	68	70	72	
	LOW	VRS (L)		Vref = 3.0 V, Vref (Gain) = 1 / 5.0 TORQUE = (L.L) = 50% set	48	50	52	

CHARACTERISTIC	SYMBOL	TEST CIR-CUIT	TEST CONDITION	MIN	TYP.	MAX	UNIT
Output Current Differential	ΔI_{out1}	7	Differences between output current channels $I_{out} = 1000 \text{ mA}$	-5	—	5	%
Output Current Setting Differential	ΔI_{out2}	7	$I_{out} = 1000 \text{ mA}$	-5	—	5	%
RS Pin Current	IRS	8	VRS = 24 V, $V_M = 24 \text{ V}$, $\overline{\text{RESET}} = L$ (RESET status)	—	—	10	μA
Output Transistor Drain-Source On-Resistance	$R_{ON(D-S)1}$	9	$I_{out} = 1.0 \text{ A}$, $V_{DD} = 5.0 \text{ V}$ $T_j = 25^\circ\text{C}$, Drain-Source	—	0.5	0.6	Ω
	$R_{ON(D-S)1}$		$I_{out} = 1.0 \text{ A}$, $V_{DD} = 5.0 \text{ V}$ $T_j = 25^\circ\text{C}$, Source-Drain	—	0.5	0.6	
	$R_{ON(D-S)2}$		$I_{out} = 1.0 \text{ A}$, $V_{DD} = 5 \text{ V}$, $T_j = 105^\circ\text{C}$, Drain-Source	—	0.6	0.75	
	$R_{ON(D-S)2}$		$I_{out} = 1.0 \text{ A}$, $V_{DD} = 5 \text{ V}$, $T_j = 105^\circ\text{C}$, Source-Drain	—	0.6	0.75	

ELECTRICAL CHARACTERISTICS 2(Unless otherwise specified, $T_a = 25^\circ\text{C}$, $V_{DD} = 5\text{ V}$, $V_M = 24\text{ V}$)

CHARACTERISTIC	SYMBOL	TEST CIR-CUIT	TEST CONDITION	MIN	TYP.	MAX	UNIT
V_{ref} Input Voltage	V_{ref}	10	$V_M = 24\text{ V}$, $V_{DD} = 5\text{ V}$, $\overline{\text{RESET}} = \text{H}$, Output on	2.0	—	V_{DD}	V
V_{ref} Input Current	I_{ref}	10	$\overline{\text{RESET}} = \text{H}$, Output off $V_M = 24\text{ V}$, $V_{DD} = 5\text{ V}$, $V_{ref} = 3.0\text{ V}$	0	—	100	μA
V_{ref} Attenuation Ratio	V_{ref} (GAIN)	6	$V_M = 24\text{ V}$, $V_{DD} = 5\text{ V}$, $\overline{\text{RESET}} = \text{H}$, Output on, $V_{ref} = 2.0\text{ to }V_{DD} - 1.0\text{ V}$	1 / 4.8	1 / 5.0	1 / 5.2	—
TSD Temperature	T_{jTSD} (Note 1)	11	$V_{DD} = 5\text{ V}$, $V_M = 24\text{ V}$	130	—	170	$^\circ\text{C}$
TSD Return Temperature Difference	ΔT_{jTSD}	11	$T_{jTSD} = 130\text{ to }170^\circ\text{C}$	—	$T_{jTSD} - 35$	—	$^\circ\text{C}$
V_{DD} Return Voltage	V_{DDR}	12	$V_M = 24\text{ V}$, $\overline{\text{RESET}} = \text{H}$, $\text{STROBE} = \text{H}$	2.0	—	4.0	V
V_M Return Voltage	V_{MR}	13	$V_{DD} = 5\text{ V}$, $\overline{\text{RESET}} = \text{H}$, $\text{STROBE} = \text{H}$	2.0	—	4.0	V
Over Current Protected Circuit Operation Current	I_{SD} (Note 2)	14	$V_{DD} = 5\text{ V}$, $V_M = 24\text{ V}$, $f_{chop} = 100\text{ kHz}$ set	—	2.6	—	A

Note 1: Thermal shut down (TSD) circuit

When the IC junction temperature reaches the specified value and the TSD circuit is activated, the internal reset circuit is activated switching the outputs of both motors to off.

When the temperature is set between 130 (min) to 170 $^\circ\text{C}$ (max), the TSD circuit operates. When the TSD circuit is activated, the function data latched at that time are cleared. Output is halted until the reset is released. While the TSD circuit is in operation, the charge pump is halted.

Even if the TSD circuit is activated and RESET goes H \rightarrow L \rightarrow H instantaneously, the IC is not reset until the IC junction temperature drops 35 $^\circ\text{C}$ (typ.) below the TSD operating temperature (hysteresis function).

Note 2: Overcurrent protection circuit

When current exceeding the specified value flows to the output, the internal reset circuit is activated switching the outputs of both shafts to off.

When the ISD circuit is activated, the function data latched at that time are cleared.

Until the RESET signal is input, the overcurrent protection circuit remains activated.

During ISD, the charge pump halts.

For failsafe operation, be sure to add a fuse to the power supply.

ELECTRICAL CHARACTERISTICS 3


 (Ta = 25°C, V_{DD} = 5 V, V_M = 24 V, I_{out} = 1.0 A)

CHARACTERISTIC	SYMBOL	TEST CIR-CUIT	TEST CONDITION	MIN	TYP.	MAX	UNIT
Chopper Current	Vector	15	$\theta_A = 90$ (016)	—	100	—	%
			$\theta_A = 84$ (015)	—	100	—	
			$\theta_A = 79$ (014)	93	98	—	
			$\theta_A = 73$ (013)	91	96	—	
			$\theta_A = 68$ (012)	87	92	97	
			$\theta_A = 62$ (011)	83	88	93	
			$\theta_A = 56$ (010)	78	83	88	
			$\theta_A = 51$ (09)	72	77	82	
			$\theta_A = 45$ (08)	66	71	76	
			$\theta_A = 40$ (07)	58	63	68	
			$\theta_A = 34$ (06)	51	56	61	
			$\theta_A = 28$ (05)	42	47	52	
			$\theta_A = 23$ (04)	33	38	43	
			$\theta_A = 17$ (03)	24	29	34	
			$\theta_A = 11$ (02)	15	20	25	
			$\theta_A = 6$ (01)	5	10	15	
			$\theta_A = 0$ (00)	—	0	—	


AC CHARACTERISTICS (Ta = 25°C, VM = 24 V, VDD = 5 V, 6.8 mH / 5.7Ω)

CHARACTERISTIC	SYMBOL	TEST CIR-CUIT	TEST CONDITION	MIN	TYP.	MAX	UNIT
Clock Frequency	f _{CLK}	16	—	1.0	—	25	MHz
Minimum Clock Pulse Width	t _w (CLK)	16	—	40	—	—	ns
	t _{wp} (CLK)			20	—	—	
	t _{wn} (CLK)			20	—	—	
Minimum STROBE Pulse Width	t _{STROBE}	16	—	40	—	—	ns
	t _{STROBE} (H)			20	—	—	
	t _{STROBE} (L)			20	—	—	
Data Setup Time	t _{su} SIN-CLK	16	—	20	—	—	ns
	t _{su} ST-CLK			20	—	—	
Data Hold Time	t _h SIN-CLK	16	—	20	—	—	ns
	t _h CLK-ST			20	—	—	
Output Transistor Switching Characteristic	t _r	18	Output Load ; 6.8 mH / 5.7Ω	—	0.1	—	μs
	t _f			—	0.1	—	
	t _{pLH} (ST)		STROBE (↑) to VOUT Output Load ; 6.8 mH / 5.7Ω	—	15	—	
	t _{pHL} (ST)			—	10	—	
	t _{pLH} (CR)		CR to VOUT Output Load ; 6.8 mH / 5.7Ω	—	1.2	—	
	t _{pHL} (CR)			—	2.5	—	
Noise Rejection Dead Band Time	t _{BLNK}	19	I _{out} = 1.0 A	200	300	400	ns
CR Reference Signal Oscillation Frequency	f _{CR}	20	C _{osc} = 560 pF, R _{osc} = 3.6 kΩ	—	736	—	kHz
Chopping Frequency Range	f _{chop} (min) f _{chop} (typ.) f _{chop} (max)	20	Output active (I _{out} = 1.0 A) Step fixed, Ccp1 = 0.22 μF, Ccp2 = 0.01 μF	40	100	150	kHz
Chopping Frequency	f _{chop}		Output active (I _{out} = 1.0 A) CR CLK = 800 kHz	—	100	—	kHz
Charge Pump Rise Time	t _{ONG}	21	Ccp2 = 0.22 μF, Ccp = 0.01 μF VM = 24 V, VDD = 5 V, RESET = L → H	—	2	4	ms

TEST WAVEFORMS (Timing waveforms and names)



TEST WAVEFORMS (Timing waveforms and names)



CALCULATION OF SET CURRENT

Determining R_{RS} and V_{ref} determines the set current value.

$$I_{out} (Max) = \frac{1}{V_{ref} (GAIN)} \times V_{ref} (V) \times \frac{Torque (Torque = 100, 85, 70, 50\% : input serial data)}{R_{RS} (\Omega)}$$

1 / 5.0 is $V_{ref} (gain) : V_{ref}$ attenuation ratio (typ.).

For example,

to input $V_{ref} = 3 V$ and Torque = 100% and to output $I_{out} = 0.8 A$,
 $R_{RS} = 0.75 \Omega$ (0.5 W or more) is required.

FORMULAS FOR CALCULATING CR OSCILLATION FREQUENCY (Chopping reference frequency)

The CR oscillation frequency and f_{chop} can be calculated by the following formulas :

$$f_{CR} = \frac{1}{\underline{KA} \times (C \times R \times \underline{KB} \times C)} [Hz]$$

KA (constant) : 0.523

KB (constant) : 600

$$f_{chop} = \frac{f_{CR}}{8} [Hz]$$

Example : When $C_{osc} = 1,000 pF$ and $R_{osc} = 2.0 k\Omega$ are connected, $f_{CR} = 735 kHz$.

At this time, the chopping frequency f_{chop} is : $f_{chop} = f_{CR} / 8 = 92 kHz$.

Note: $f_{CR} = \frac{1}{t_{CR}}$

$$\underline{t_{CR}} = \underline{t(Charge)} + \underline{t(Dis - Charge)}$$

CR oscilltion cycle	CR charge time	CR distance time
------------------------	-------------------	---------------------


At this time, t (CR-discharge) is subject to the following condition :

$$600 ns > t (CR-discharge) > 400 ns.$$

Be sure to set the CR value in accordance with this condition.

CR CIRCUIT CONSTANTS

OSC circuit oscillation waveform



The OSC circuit generates the chopping reference signal by charging and discharging the external capacitor C_{osc} through current supplied from the external resistor R_{osc} in the OSC block.

Voltages E1 and E2 in the diagram are set by dividing the V_{DD} by approximately $3/5$ (E1) and $2/5$ (E2).

The actual current chopping time is $1/8$ the CR frequency.

[IMPORTANT: SETTING THE CR CIRCUIT CONSTANTS]

The CR oscillation waveform is converted in the IC to the CLK waveform (CR-CLK signal) and used for control.

If the CR waveform discharge time is set outside the range shown below, the operation of the IC is not guaranteed.

Be sure to set the CR waveform discharge time within the following range.

$$600 \text{ ns} > t(\text{CR discharge}) > 400 \text{ ns}$$

IC POWER DISSIPATION

IC power dissipation is classified into two: power consumed by transistors in the output block and power consumed by the logic block and the charge pump circuit.

(1) Power consumed by the Power Transistor (calculated with $R_{on} = 0.6 \Omega$)

In Charge mode, Fast Decay mode, or Slow Decay mode, power is consumed by the upper and lower transistors of the H bridges. The following expression expresses the power consumed by the transistors of a H bridge.

$$P(\text{out}) = 2 (T_r) \times I_{\text{out}} (\text{A}) \times V_{\text{DS}} (\text{V}) = 2 \times I_{\text{out}}^2 \times R_{\text{on}} \dots \dots \dots (1)$$

The average power dissipation for output under 4-bit micro step operation (phase difference between phases A and B is 90°) is determined by expression (1).

Thus, power dissipation for output per unit is determined as follows (2) under the conditions below.

$$\begin{aligned} R_{\text{on}} &= 0.6 \Omega (@1.0 \text{ A}) \\ I_{\text{out}} (\text{Peak : MAX}) &= 1.0 \text{ A} \\ V_{\text{M}} &= 24 \text{ V} \\ V_{\text{DD}} &= 5 \text{ V} \\ P(\text{out}) &= 2 (T_r) \times 1.0 (\text{A})^2 \times 0.60 (\Omega) \dots \dots \dots (2) \\ &= 1.20 (\text{W}) \end{aligned}$$

(2) Power consumed by the logic block and IM

The following standard values are used as power dissipation of the logic block and IM at operation.

$$\begin{aligned} I(\text{LOGIC}) &= 2 \text{ mA (Typ.)} \quad : / \text{ unit} \\ I(\text{IM3}) &= 12.5 \text{ mA (Typ.)} \quad : \text{ operation / unit} \\ I(\text{IM1}) &= 6.0 \text{ mA (Typ.)} \quad : \text{ stop / unit} \end{aligned}$$

The logic block is connected to V_{DD} (5 V). IM (total of current consumed by the circuits connected to V_{M} and current consumed by output switching) is connected to V_{M} (24 V). Power dissipation is calculated as follows :

$$\begin{aligned} P(\text{Logic\&IM}) &= 5 (\text{V}) \times 0.002 (\text{A}) + 24 (\text{V}) \times 0.0125 (\text{A}) \dots \dots \dots (3) \\ &= 0.31 (\text{W}) \end{aligned}$$

(3) Thus, power dissipation for 1 unit (P) is determined as follows by (2) and (3) above.

$$P = P(\text{out}) + P(\text{Logic\&IM}) = 1.51 (\text{W})$$

Power dissipation for 1 unit at standby is determined as follows :


$$\begin{aligned} P(\text{standby}) &= 24 (\text{V}) \times 0.006 (\text{A}) + 5 (\text{V}) \times 0.002 (\text{A}) \\ &= 0.154 (\text{W}) \end{aligned}$$

When one motor driving = 100 %, power dissipation is determined as follows :

$$P(\text{all}) = 1.51 (\text{W}) + 1.664 (\text{W}) = 1.66 (\text{W})$$

For thermal design on the board, evaluate by mounting the IC.

MIXED DECAY MODE WAVEFORMS (concept of mixed decay mode)




In Decay modes 1 to 4, any point from A to H can be set using 3-bit + 1-bit serial data $\times 4$.

(Slow Decay mode for Decay mode 0 in the above figure can be set by setting current Decay mode X to 0.)

NF is the point where the output current reaches the set current value. RNF is the timing for monitoring the set current.


In Mixed Decay and Fast Decay modes, where the condition $RNF \text{ (set current monitor signal)} < \text{(output current)}$ applies, Charge mode is cancelled at the next chopping cycle (charge cancel circuit). Therefore, at the next chopping cycle, the IC enters Slow + Fast modes (Slow \rightarrow Fast at MDT).

MIXED DECAY TIMING WHICH CAN BE SET



TEST CIRCUIT (A / B unit only. C / D unit conforms to A / B unit.)


1. V_{IN} (H), V_{IN} (L)




Test method

- $V_{IN} (H)$: Set \overline{RESET} to High and vary the logic input voltage from 0 to 7 V.
 Monitor I_{DD} and measure the change point ($V_M = 24\ V$).
 $V_{IN} (L)$: Set \overline{RESET} to High and vary the logic input voltage from 5 to 0 V.
 Monitor I_{DD} and measure the change point.

Setup data



2. I_{IN} (H), I_{IN} (L), I_{DD1} , I_{DD2} (A / B unit only. C / D unit conforms to A / B unit.)



Test method


I_{IN} (H): Set \overline{RESET} to High, set the logic input voltage to 5 V, and measure the input current.

I_{IN} (H): Set \overline{RESET} to High, set the logic input voltage to 0 V, and measure the input current.


I_{DD1} : Apply VDD, input RESET, and measure I_{DD} .

I_{DD2} : Input 6.25 MHz clock and measure the current when the logic is operating. Set output to OPEN.

Setup data




3. IM1, IM2 (A / B unit only. C / D unit conforms to A / B unit.)




Test method

- IM1 : Set the logic block to non-active (DATA = all 0), $V_{DD} = 5 \text{ V}$, $V_M = 24 \text{ V}$, and output to open. Measure the current input from V_M supply. $\overline{\text{RESET}} = \text{L}$
- IM2 : Set the logic block only to active (CLK = 6.25 MHz), $V_M = 24 \text{ V}$, and output to open. Measure the current input from VM supply. $\overline{\text{RESET}} = \text{H}$

Setup data



4. IM3 (A / B unit only. C / D unit conforms to A / B unit.)




This is the IM current when all of the circuits, including the output transistors, in the IC are operating. The IM current includes the current dissipation in the charge pump circuit, output gate loss, and output predriver.

Because the IM current (IM3) is input from the RS pin, which is also used for the output current, IM3 cannot be measured by the normal testing methods.

Use the method shown below.


Setup data

The serial data PHASE signal (both A and B) switch over to high or low.




Test method: Set output to open, change phase data from 1 → 0 → 1 → 0 and perform switching. When testing, input phase data at double the chopping frequency (if $f_{\text{chop}} = 100 \text{ kHz}$, $f_{\text{DATA}} = 200 \text{ kHz}$) and measure the current value of VM supply.
 $f_{\text{DATA}} = 200 \text{ kHz}$ means that the phase switches at 200 kHz.

Number of switchings at phase switching



Number of switchings at actual operation



Number of switchings at actual operation = $2 \times$ number of switchings at phase switching.

Therefore, switching the phase at $2 \times$ chopping cycle matches the number of switchings at actual operation with the number of switchings at phase switching, and allows the actual current dissipation, IM3, to be measured.

The diagram illustrates the internal circuitry of the AD7524 8-bit DAC. It shows the connection of the 8-bit digital input (DATA AB, pins 29-31), the 2.5V reference input (Vref AB, pin 9), and the 5V supply input (VDD, pin 27). The output is a single-ended voltage (VMA, pin 36) that can be configured for current output (IOB, pin 32) or voltage output (VMB, pin 1). The circuit includes a 3.6kΩ resistor (Rosc) and a 560pF capacitor (Cosc) connected to the VDD pin. The output is also connected to a 24V supply. The diagram includes a legend for PGND and SGND (VSS) and a note about the RESET pin (pin 28) being set to 5V during testing.


IOH: With $V_M = 24\text{ V}$, $V_{DD} = 5\text{ V}$, and logic input all = 0 applied, set $\overline{\text{RESET}} = \text{H}$, connect the output pins to GND, and measure the supply current.

IOB: With $V_M = 24\text{ V}$, $V_{DD} = 5\text{ V}$, and logic input all = 0 applied, set $\overline{\text{RESET}} = \text{H}$, connect the output pins to V_M , and measure the supply current.

IOL: With $V_M = 24\text{ V}$, $V_{DD} = 5\text{ V}$, and logic input all = 0 applied, set $\overline{\text{RESET}} = \text{L}$, connect the output pins to GND, and measure the supply current.

Timing diagram for the 16-bit parallel data bus. The diagram shows three signals: DATA, CLK, and STROBE. The DATA bus is a 16-bit parallel bus with lines labeled 0 through 15. The CLK signal is a periodic clock. The STROBE signal is a single pulse that occurs after the 15th clock cycle. The DATA bus is active during the 16th clock cycle.


6. V_{RS} (H to L), V_{ref} (GAIN) (when measuring phase A) after measurement (A / B unit only. C / D unit conforms to A / B unit.)




V_{RS} (H~L): Input torque data = 100% (HH) and vary the voltage between V_M and R_S pins. Measure the voltage (V_{RS}) when output changes from fixed Charge mode to another mode. Also measure V_{RS} when torque data = 85% (HL), 70% (LH), or 50% (LL) as above and calculate the ratio using V_{RS} value at 100% as reference.

V_{ref} (GAIN): $V_{ref} (GAIN) = \frac{V_{RS} (*)}{V_{ref}}$ ((* V_{RS} : when torque data = 100%)

Setup data




7. ΔI_{out1} , ΔI_{out2} (A / B unit only. C / D unit conforms to A / B unit.)




With L load, perform chopping in Mixed Decay mode. Monitor the output current waveform and measure the various output currents at constant current operation.

Setup data




8. IRS (when measuring phase A) (A / B unit only. C / D unit conforms to A / B unit)




With L input to $\overline{\text{RESET}}$, connect VM and RRS to the power supply, and measure the current input to the R_S pin. (Either drop all the input pins to GND level or input all Low data to the DATA pin, then perform measurement. At that time, leave all other output pins open.)

Setup data




9. R_{ON} (D-S), R_{ON} (S-D) when measuring output A (A / B unit only. C / D unit conforms to A / B unit.)



Input the current setting data (HHHH signal) to the DATA pin and measure the voltage between V_M and OUT when $I_{out} = 1000$ mA or the voltage between OUT and GND. Then, change the phase and repeat measurement. At that time, leave the output pins which are not measured open.

Setup data (Vary the phase data during testing.)



(*) When measuring I_{ref} , fix $V_{ref} = 3\text{ V}$ and measure.


(*) Vary V_{ref} = 2 to $V_{DD} - 1.0\text{ V}$

No reset at testing
RESET = 5 [V]

Legend:
PGND
SGND (V_{SS})

I_{ref} : When V_M = 24 V and V_{DD} = 5 V, apply the specified voltage of 3 V to the V_{ref} and monitor the current flow value.

11. T_{jTSD} , ΔT_{jTSD} (Measure in an environment such as a constant temperature chamber where the temperature for the IC can be freely changed) (A / B unit only. C / D unit conforms to A / B unit.)




T_{jTSD} : Increase the ambient temperature. Measure the temperature when output stops.


ΔT_{jTSD} : Gradually lower the temperature from the level when the TSD circuit was operating (output off). At that time, control the RESET input thus : H \rightarrow L \rightarrow H \rightarrow L. Output will begin at a certain temperature level.

ΔT_{jTSD} is the difference between the temperature at which output begins and the temperature at which TSD is triggered.

Setup data




12. V_{DDR} (A / B unit only. C / D unit conforms to A / B unit.)




Monitor the output pins. Increase the V_{DD} voltage from 0. Measure the V_{DD} value when output starts. Next, decrease the V_{DD} voltage and measure the V_{DD} value when output stops.

Setup data



13. V_{MR} (A / B unit only. C / D unit conforms to A / B unit.)




With the CLK signal and DATA (all High) input, increase the V_M voltage from 0.


Measure the V_M value when output starts.

Next, decrease the V_M voltage and measure the V_M value when output stops.

Setup data



14. Overcurrent protector circuit (ISD) (To measure output A :)
(A / B unit only. C / D unit conforms to A / B unit.)



Test method: To monitor operating current of the overcurrent protector circuit when output A is short-circuited to the power supply


Input the current setting data (HHHH signal) to the DATA pin. If short-circuited to the supply, measure the lower output transistors. If short-circuited to ground, measure the upper output transistors (see how to measure R_{ON}).

When measuring R_{ON} , increase the current flow. There is a current value at which output is switched off and R_{ON} cannot be measured. This value is the set current value for the overcurrent protector circuit.


Make sure to leave open the output pins not being measured.

Note that if the temperature changes, the value may fluctuate. Try to avoid applying power to the IC by one-shot measuring.


Setup data (Example : The phase signal must be changed depending on the pin.)




15. Current vector (A / B unit only. C / D unit conforms to A / B unit.)



Perform chopping in Mixed Decay mode with load L. Monitor the output current waveform and measure the output current at constant current operation. At this time, vary the 4-bit data for current setting and measure the current values. Using the set output current as 100%, calculate the output current ratio.




16. f_{CLK} , $t_w (CLK)$, $t_{wp} (CLK)$, $t_{wn} (CLK)$, t_{STROBE} , $t_{STROBE (H)}$, $t_{STROBE (L)}$,
 $t_{suSIN-CLK}$, $t_{suST-CLK}$, $t_{hSIN-CLK}$, $t_{hCLK-ST}$ (A / B unit only. C / D unit conforms to A / B unit.)




Input any data at f_{CLK} (max), perform chopping, and monitor the output waveform.
 For the measuring points, see the timing chart below.


Setup data



Measuring points




17. OSC-fast delay, OSC-charge delay (A / B unit only. C / D unit conforms to A / B unit.)




Fix the output current value in Mixed Decay mode and turn the output on. Measure the time until the output switches from the CR pin waveform and the output voltage waveform.


Setup data



18. t_{pHL} (ST), t_{pLH} (ST), t_r , t_f (A / B unit only. C / D unit conforms to A / B unit.)




Setup data




Switch PHASE every 130 μ s and measure the output pin voltage and the STROBE signal.


[Oscilloscope waveform (example)]




19. tBRANK (A / B unit only. C / D unit conforms to A / B unit.)




tBRANK is the dead time band for avoiding malfunction caused by noise. Apply sufficient differential voltage (when $V_{ref} = 3\text{ V}$, 0.6 V or higher) to VM-RS and apply duty. When the pulse width reaches a certain value, triggering feedback and changing the output. Check the value.



Setup data




20. f_{chop} ($f_{chop} (min)$, $f_{chop} (max)$) (A / B unit only. C / D unit conforms to A / B unit.)




Change the R_{osc} and C_{osc} values and measure the frequency on the CR pin using the oscilloscope. At this time, $1/8$ of the frequency of the measured CR waveform is f_{chop} .


Oscilloscope waveform (example)




21. t_{ONG} (A / B unit only. C / D unit conforms to A / B unit.)



Apply V_M and V_{DD} and change \overline{RESET} from L to H.
 Measure the time until the CcpA pin becomes $V_M + V_{DD} \times 90\%$.




22. Mixed decay timing (A / B unit only. C / D unit conforms to A / B unit.)



With $V_M = 24 \text{ V}$, $V_{DD} = 5 \text{ V}$, $\overline{\text{RESET}} = \text{H}$, change the SETUP pin from L to H and overwrite the MIXED DECAY TIMING TABLE.


Then change the SETUP pin from H to L. With load L, perform chopping and monitor the output current waveform at that time. Confirm that the switching timing from Slow Decay Mode to Fast Decay Mode within an fchop cycle is the specified MIXED DECAY TIMING.

(Depending on the load L value and the test environment, chopping may be performed every two cycles or there may be no Slow Decay Mode. If so, conditions, for example, load condition, may need to be changed.




WAVEFORMS IN VARIOUS CURRENT MODES (Ideal waveform)


Normal MIXED DECAY MODE waveform




When NF is after MIXED DECAY TIMING




In MIXED DECAY MODE, when the output current > the set current value



FAST DECAY MODE waveform



STROBE SIGNAL, INTERNAL CR CLK, AND OUTPUT CURRENT WAVEFORM (When STROBE signal is input in SLOW DECAY MODE)



When STROBE signal is input, the chopping counter (CR-CLK counter) is forced to reset at the next CR-CLK timing.


Because of this, compared with a method in which the counter is not reset, response to the input data is faster.

(The delay time, the theoretical value in the logic portion, is expected to be a one-cycle CR waveform : 1.25 μ S @100 kHz CHOPPING.)


When the CR-CLK counter is reset due to STROBE signal input, CHARGE MODE is entered momentarily due to current comparison.

Note: In FAST DECAY MODE, too, CHARGE MODE is entered momentarily due to current comparison.


STROBE SIGNAL, INTERNAL CR CLK, AND OUTPUT CURRENT WAVEFORM (When STROBE signal is input in CHARGE MODE)




(When STROBE signal is input in FAST DECAY MODE)




(When PHASE signal is input)




(When current point 0 control is included)



(When Fast DECAY MODE is included during the sequence)




(When SLOW DECAY MODE is included during the sequence)




CURRENT MODES

(MIXED (= SLOW + FAST) Decay Mode Effect)


- Sine wave in increasing (Slow Decay Mode (Charge + Slow + Fast) normally used)



- Sine wave in decreasing (When using MIXED DECAY Mode with large attenuation ratio (MDT%) at attenuation)




- Sine wave in decreasing (When using MIXED DECAY Mode with small attenuation ratio (MDT%) at attenuation)



Note: The above charts are schematics. The actual current transient responses are curves.

OUTPUT TRANSISTOR OPERATING MODE




Output transistor operation functions

CLK	U ₁	U ₂	L ₁	L ₂
CHARGE	ON	OFF	OFF	ON
SLOW	OFF	OFF	ON	ON
FAST	OFF	ON	ON	OFF

Note: The above table is an example where current flows in the direction of the arrows in the above figures.
When the current flows in the opposite direction of the arrows, see the table below.

CLK	U ₁	U ₂	L ₁	L ₂
CHARGE	OFF	ON	ON	OFF
SLOW	OFF	OFF	ON	ON
FAST	ON	OFF	OFF	ON

OUTPUT TRANSISTOR OPERATING MODE 2 (Sequence of MIXED DECAY MODE)




The constant current is controlled by changing mode from Charge \rightarrow Slow \rightarrow Fast.

CURRENT DISCHARGE PATH WHEN CURRENT DATA = 0000 ARE INPUT DURING OPERATION

In Slow Decay Mode, when all output transistors are forced to switch off, coil energy is discharged in the following MODES :


Note: Parasitic diodes are located on dotted lines. In normal MIXED DECAY MODE, the current does not flow to the parasitic diodes. However, when signal 0000 is input during operation, the current flows to them.



As shown in the figure at right, an output transistor has parasitic diodes.


To discharge energy from the coil, each transistor is switched on allowing current to flow in the reverse direction to that in normal operation. As a result, the parasitic diodes are not used. If all the output transistors are forced to switch off, the energy of the coil is discharged via the parasitic diodes.

PD-Ta (Package power dissipation)



- ① $R_{th(j-a)}$ IC only (96°C/W)
- ② When mounted on the board (38°C/W)
Board size (100 × 200 × 1.6 mm)
- ※ $R_{th(j-c)}$: 8.5°C/W

POWER SUPPLY SEQUENCE (Recommended)



Note 1: If the V_{DD} drops to the level of the V_{DDR} or below while the specified voltage is input to the V_M pin, the IC is internally reset. This is a protective measure against malfunction. Likewise, if the V_M drops to the level of the V_{MR} or below while regulation voltage is input to the V_{DD} , the IC is internally reset as a protective measure against malfunction. To avoid malfunction, when turning on V_M or V_{DD} , we recommend you input the RESET signal at the above timing.


It takes time for the output control charge pump circuit to stabilize. Wait up to t_{ONG} time after power on before driving the motors.

Note 2: When the V_M value is between 3.3 to 5.5 V, the internal reset is released, thus output may be on. In such a case, the charge pump cannot drive stably because of insufficient voltage. We recommend the RESET state be maintained until V_M reaches 20 V or more.

Note 3: Since $V_{DD} = 0$ V and $V_M =$ voltage within the rating are applied, output is turned off by internal reset. At that time, a current of several mA flows due to the Pass between V_M and V_{DD} .


RELATIONSHIP BETWEEN V_M AND V_H

V_H is the voltage of the CcpA pin. It is the highest voltage in this IC (power supply for driving the upper gate of the H bridge).



- Vcharge Up is the voltage to boost V_M to V_H . Usually equivalent to V_{DD} .

OPERATION OF CHARGE PUMP CIRCUIT




Initial charging

- (1) When RESET is released, T_{R1} is turned ON and T_{R2} turned OFF. Ccp2 is charged from Ccp2 via Di1 (This is the same as when TSD and ISD are operating and the IC is restored from Reset state.)
- (2) T_{R1} is turned OFF, T_{R2} is turned ON, and Ccp1 is charged from Ccp2 via Di2.
- (3) When the voltage difference between V_M and V_H (CcpA pin voltage = charge pump voltage) reaches V_{DD} or higher, operation halts (Steady state : Because the capacitor is naturally discharged, the IC is continually charging to the capacitor).


Actual operation

- (4) Ccp1 charge is used at fchop switching and the V_H potential drops.
- (5) Charges up by (1) and (2) above.



EXTERNAL CAPACITORS FOR CHARGE PUMPS

When $V_{DD} = 5V$, $f_{chop} = 100\text{ kHz}$, and $L = 10\text{ mH}$ is driven with $V_M = 24\text{ V}$, $I_{out} = 1100\text{ mA}$, the theoretical values for C_{cp1} and C_{cp2} are as shown below:




Combine C_{cp1} and C_{cp2} as shown in the shaded area in the above graph.

Select values 10 : 1 or more for $C_{cp1} : C_{cp2}$.

When making a setting, evaluate properly and set values with a margin.

CHARGE PUMP RISE TIME



t_{ONG} : Time taken for capacitor Ccp2 (charging capacitor) to fill up Ccp1 (capacitor used to save charge) to $V_M + V_{DD}$ after a reset is released.


The internal IC cannot drive the gates correctly until the voltage of Ccp1 reaches $V_M + V_{DD}$. Be sure to wait for t_{ONG} or longer before driving the motors.

Basically, the larger the Ccp1 capacitance, the longer the initial charge-up time but the smaller the voltage fluctuation.

The smaller the Ccp1 capacitance, the shorter the initial charge-up time but the larger the voltage fluctuation.

Depending on the combination of capacitors (especially with small capacitance), voltage may not be sufficiently boosted. Thus, use the capacitors under the capacitor combination conditions (Ccp1 = 0.22 μF , Ccp2 = 0.01 μF) recommended by Toshiba.

OPERATING TIME FOR OVERCURRENT PROTECTOR CIRCUIT (ISD non-sensitivity time and ISD operating time)



A non-sensitivity time is set for the overcurrent protector circuit to avoid misdetection of overcurrent due to spike current at irr or switching.

The non-sensitivity time synchronizes with the frequency of the CR for setting the chopping frequency. The non-sensitivity time is set as follows :

Non-sensitivity time = $4 \times \text{CR cycle}$

The time required for the ISD to actually operate after the non-sensitivity time is as follows :

Minimum: $5 \times \text{CR cycle}$

Maximum: $8 \times \text{CR cycle}$

Therefore, from the time overcurrent flows to the output transistors to the time output halts is as follows.

Note that ideally, the operating time is the operating time when overcurrent flows. Depending on the output control mode timing, the overcurrent protector circuit may not be triggered.

Therefore, to ensure safe operation, add a fuse to the V_M power supply for protection.

The fuse capacity would vary according to the use conditions. However, select a fuse whose capacity avoids any operating problems and does not exceed the power dissipation for the IC.


APPLICATION OPERATION INPUT DATA (Example: 2-Phase Excitation mode)

	TORQU E 0	TORQU E 1	DECAY B ₀	DECAY B ₁	B ₀	B ₁	B ₂	B ₃	PHASE B	DECAY A	DECAY A ₀	A ₀	A ₁	A ₂	A ₃	PHASE A
Bit	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
1	1	1	1	0	1	1	1	1	1	1	0	1	1	1	1	1
2	1	1	1	0	1	1	1	1	0	1	0	1	1	1	1	1
3	1	1	1	0	1	1	1	1	0	1	0	1	1	1	1	0
4	1	1	1	0	1	1	1	1	1	1	0	1	1	1	1	0

Data are input on the rising edge of CLK. Every input of a data string (16-bit) requires input of the Strobe signal. For the input conditions, see page 9, Functions.

We recommend Mixed Decay mode (37.5%) as Decay mode. Set torque to 100%.

Output current waveform of 2-phase excitation sine wave



Note: We recommended 2-phase excitation drive in 37.5% Mixed Decay mode. Please refer to the caution of 2-phase excitation mode on next page.

APPLICATION OPERATION INPUT DATA (Example: 1-2 Phase Excitation mode Typ.A)

	TORQUE 0	TORQUE 1	DECAY B ₀	DECAY B ₁	B ₀	B ₁	B ₂	B ₃	PHASE B	DECAY A ₀	DECAY A ₁	A ₀	A ₁	A ₂	A ₃	PHASE A
Bit	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
1	1	1	1	0	1	1	1	1	1	1	0	1	1	1	1	1
2	1	1	1	0	1	0	0	0	1	1	0	1	1	1	1	1
3	1	1	1	0	1	1	1	1	1	1	0	1	1	1	1	1
4	1	1	1	0	1	1	1	1	0	1	0	1	0	0	0	0
5	1	1	1	0	1	1	1	1	0	1	0	1	1	1	1	0
6	1	1	1	0	1	0	0	0	0	1	0	1	1	1	1	0
7	1	1	1	0	1	1	1	1	0	1	0	1	1	1	1	0
8	1	1	1	0	1	1	1	1	1	1	0	1	0	0	0	1

Data are input on the rising edge of CLK. Every input of a data string (16-bit) requires input of the Strobe signal.



For the input conditions, see page 10, Functions.

We recommend Mixed Decay Mode (37.5%) as Decay Mode.

Set torque to 100%.

When using this excitation mode, high efficiency can be achieved by setting the phase data to 10% (−10%). Set current values in the order +100% → −10% → −100% → +10%.

OUTPUT CURRENT WAVEFORM OF 1-2 PHASE EXCITATION SINE WAVE (Type. A)



POINTS FOR CONTROL THAT INCLUDES CURRENT OF 0%

In modes other than 2-Phase Excitation mode (from 1-2 Phase Excitation mode to 4W1-2 Phase Excitation mode), when the current is controlled to 0%, the TB62201F's output transistors are all turned off.



At the time, the coil's energy returns to the power supply through the parasitic diodes. If the same current is applied several times and is within the rated current, then : the power consumed by the on-resistance when current flows to the output MOS will be less than the power consumed when current is applied to the parasitic diodes.

Therefore, when controlling the current, rather than setting 0%, set the current to the next step beyond 0% (the minimum step in the reverse direction) for better power dissipation results.

However, if the 0% (actually 10%) current cycle is long, the power dissipation may be greater than in Off mode because of the need for constant-current control.


Therefore, Toshiba recommend setting the current according to the actual operating pattern. (1-2 Phase Excitation mode is the most effective.)

Flyback diode mode




The coil's energy returns through the parasitic diodes. Because $V_{DS} < V_F$, the power dissipation is large.

Non-flyback diode mode



Specifies a level of 10%, either side of 0.



The coil's energy returns through the MOS, which is turned on. Then the coil is charged to a level of 10%. The power dissipation is smaller than when the energy is returned via the parasitic diode. (However, the longer the $\pm 10\%$ rated current control time, the longer the period of current dissipation.)

APPLICATION OPERATION INPUT DATA (Example: 1-2 Phase Excitation mode Typ.B)


	TORQUE 0	TORQUE 1	MDMB	DECAY B	B ₀	B ₁	B ₂	B ₃	PHASE B	MDM A	DECAY A	A ₀	A ₁	A ₂	A ₃	PHASE A
Bit	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
1	1	1	1	0	1	1	1	1	1	1	0	0	0	0	0	1
2	1	1	1	0	0	0	0	1	1	1	0	0	0	0	1	1
3	1	1	1	0	0	0	0	0	1	1	0	1	1	1	1	1
4	1	1	1	0	0	0	0	1	0	1	0	0	0	0	1	1
5	1	1	1	0	1	1	1	1	0	1	0	0	0	0	0	0
6	1	1	1	0	0	0	0	1	0	1	0	0	0	0	1	0
7	1	1	1	0	0	0	0	0	0	1	0	1	1	1	1	0

Data are input on the rising edge of CLK. Every input of a data string (16-bit) requires input of the Strobe signal.
For the input conditions, see page 10, Functions.

We recommend Mixed Decay Mode (37.5%) as Decay Mode.

Set torque to 100%. Same as 1-2 phase excitation (typ. A) in the previous section, power dissipation can be reduced by changing 0% level to 10% or -10%.

OUTPUT CURRENT WAVEFORM OF 1-2 PHASE EXCITATION SINE WAVE (Typ. B)




APPLICATION OPERATION INPUT DATA (Example: 4-bit micro steps) (2 bit micro steps = W1-2 phase excitation drive)

	TORQUE 0	TORQUE 1	DECAY B ₀	DECAY B ₁	B ₀	B ₁	B ₂	B ₃	PHASE B	DECAY A ₀	DECAY A ₁	A ₀	A ₁	A ₂	A ₃	PHASE A
Bit	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
1	1	1	1	0	1	1	1	1	1	1	0	0	0	0	0	1
2	1	1	1	0	0	0	1	1	1	1	0	0	0	1	0	1
3	1	1	1	0	0	0	0	1	1	1	0	0	0	0	1	1
4	1	1	1	0	0	0	1	0	1	1	0	0	0	1	1	1
5	1	1	1	0	0	0	0	0	1	1	0	1	1	1	1	1
6	1	1	1	0	0	0	0	0	0	1	0	1	1	1	1	1
7	1	1	1	0	0	0	1	0	0	1	0	0	0	1	1	1
8	1	1	1	0	0	0	0	1	0	1	0	0	0	0	1	1
9	1	1	1	0	0	0	1	1	0	1	0	0	0	1	0	1
10	1	1	1	0	1	1	1	1	0	1	0	0	0	0	0	1
11	1	1	1	0	1	1	1	1	0	1	1	0	0	0	0	0
12	1	1	1	0	0	0	1	1	0	1	1	0	0	1	0	0
13	1	1	1	0	0	0	0	1	0	1	1	0	0	0	1	0
14	1	1	1	0	0	0	1	0	0	1	1	0	0	1	1	0
15	1	1	1	0	0	0	0	0	0	1	1	1	1	1	1	0
16	1	1	1	0	0	0	0	0	1	1	0	1	1	1	1	0
17	1	1	1	0	0	0	1	0	1	1	0	0	0	1	1	0
18	1	1	1	0	0	0	0	1	1	1	0	0	0	0	1	0
19	1	1	1	0	0	0	1	1	1	1	0	0	0	1	0	0
20	1	1	1	0	1	1	1	1	1	1	0	0	0	0	0	0

Data are input on the rising edge of CLK. Every input of a data string (16-bit) requires input of the Strobe signal. For the input conditions, see page 9, Functions.

We recommend Slow Decay Mode in the ascending direction of the sine wave ; Mixed Decay Mode (37.5%) in the descending direction. Set torque to 100%.

OUTPUT CURRENT WAVEFORM OF PSEUDO SINE WAVE (2-bit micro steps)



5 micro-step from 0 to 90° drive is possible by combining Current DATA (AB & CD) and phase data.

For input Current DATA at that time, see section on Current X in the list of the Functions.

Depending on the load, the optimum condition changes for selecting MIXED DECAY MODE when the sine wave rises and falls. Select the appropriate MIXED DECAY TIMING according to the load.


APPLICATION OPERATION INPUT DATA (Example: 3-bit micro steps) (3 bit micro steps = 2W1-2 phase excitation drive)

	TORQUE 0	TORQUE 1	DECAY B ₀	DECAY B ₁	B ₀	B ₁	B ₂	B ₃	PHASE B	DECAY A ₀	DECAY A ₁	A ₀	A ₁	A ₂	A ₃	PHASE A
Bit	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
1	1	1	1	0	1	1	1	1	1	1	0	0	0	0	0	1
2	1	1	1	0	0	1	1	1	1	1	0	0	1	0	0	1
3	1	1	1	0	0	0	1	1	1	1	0	0	0	1	0	1
4	1	1	1	0	0	1	0	1	1	1	0	0	1	1	0	1
5	1	1	1	0	0	0	0	1	1	1	0	0	0	0	1	1
6	1	1	1	0	0	1	1	0	1	1	0	0	1	0	1	1
7	1	1	1	0	0	0	1	0	1	1	0	0	0	1	1	1
8	1	1	1	0	0	1	0	0	1	1	0	0	1	1	1	1
9	1	1	1	0	0	0	0	0	1	1	0	1	1	1	1	1
10	1	1	1	0	0	0	0	0	0	1	0	1	1	1	1	1
11	1	1	1	0	0	1	0	0	0	1	0	0	1	1	1	1
12	1	1	1	0	0	0	1	0	0	1	0	0	0	1	1	1
13	1	1	1	0	0	1	1	0	0	1	0	0	1	0	1	1
14	1	1	1	0	0	0	0	1	0	1	0	0	0	0	1	1
15	1	1	1	0	0	1	0	1	0	1	0	0	1	1	0	1
16	1	1	1	0	0	0	1	1	0	1	0	0	0	1	0	1
17	1	1	1	0	0	1	1	1	0	1	0	0	1	0	0	1
18	1	1	1	0	1	1	1	1	0	1	0	0	0	0	0	1
19	1	1	1	0	1	1	1	1	0	1	1	0	0	0	0	0
20	1	1	1	0	0	1	1	1	0	1	1	0	1	0	0	0
21	1	1	1	0	0	0	1	1	0	1	1	0	0	1	0	0
22	1	1	1	0	0	1	0	1	0	1	1	0	1	1	0	0
23	1	1	1	0	0	0	0	1	0	1	1	0	0	0	1	0
24	1	1	1	0	0	1	1	0	0	1	1	0	1	0	1	0
25	1	1	1	0	0	0	1	0	0	1	1	0	0	1	1	0
26	1	1	1	0	0	1	0	0	0	1	1	0	1	1	1	0
27	1	1	1	0	0	0	0	0	0	1	1	1	1	1	1	0
28	1	1	1	0	0	0	0	0	1	1	0	1	1	1	1	0
29	1	1	1	0	0	1	0	0	1	1	0	0	1	1	1	0
30	1	1	1	0	0	0	1	0	1	1	0	0	0	1	1	0
31	1	1	1	0	0	1	1	0	1	1	0	0	1	0	1	0
32	1	1	1	0	0	0	0	1	1	1	0	0	0	0	1	0
33	1	1	1	0	0	1	0	1	1	1	0	0	1	1	0	0
34	1	1	1	0	0	0	1	1	1	1	0	0	0	1	0	0
35	1	1	1	0	0	1	1	1	1	1	0	0	1	0	0	0
36	1	1	1	0	1	1	1	1	1	1	0	0	0	0	0	0

Data are input on the rising edge of CLK. Every input of a data string (16-bit) requires input of the Strobe signal. For the input conditions, see page 10, Functions.

We recommend Slow Decay Mode in the ascending direction of the sine wave; Mixed Decay Mode (37.5%) in the descending direction. Set torque to 100%.

OUTPUT CURRENT WAVEFORM OF PSEUDO SINE WAVE (3-bit micro steps)



9 micro-step from 0 to 90° drive is possible by combining Current DATA (AB & CD) and phase data.

For input Current DATA at that time, see section on Current X in the list of the Functions.

Depending on the load, the optimum condition changes for selecting MIXED DECAY MODE when the sine wave rises and falls. Select the appropriate MIXED DECAY TIMING according to the load.


APPLICATION OPERATION INPUT DATA (Example: 4-bit micro steps)

	TORQUE 0	TORQUE 1	DECAY B ₀	DECAY B ₁	B ₀	B ₁	B ₂	B ₃	PHASE B	DECAY A ₀	DECAY A ₁	A ₀	A ₁	A ₂	A ₃	PHASE A
Bit	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
1	1	1	1	0	1	1	1	1	1	1	0	0	0	0	0	1
2	1	1	1	0	1	1	1	1	1	1	0	1	0	0	0	1
3	1	1	1	0	0	1	1	1	1	1	0	0	1	0	0	1
4	1	1	1	0	1	0	1	1	1	1	0	1	1	0	0	1
5	1	1	1	0	0	0	1	1	1	1	0	0	0	1	0	1
6	1	1	1	0	1	1	0	1	1	1	0	1	0	1	0	1
7	1	1	1	0	0	1	0	1	1	1	0	0	1	1	0	1
8	1	1	1	0	1	0	0	1	1	1	0	1	1	1	0	1
9	1	1	1	0	0	0	0	1	1	1	0	0	0	0	1	1
10	1	1	1	0	1	1	1	0	1	1	0	1	0	0	1	1
11	1	1	1	0	0	1	1	0	1	1	0	0	1	0	1	1
12	1	1	1	0	1	0	1	0	1	1	0	1	1	0	1	1
13	1	1	1	0	0	0	1	0	1	1	0	0	0	1	1	1
14	1	1	1	0	1	1	0	0	1	1	0	1	0	1	1	1
15	1	1	1	0	0	1	0	0	1	1	0	0	1	1	1	1
16	1	1	1	0	1	0	0	0	1	1	0	1	1	1	1	1
17	1	1	1	0	0	0	0	0	1	1	0	1	1	1	1	1
18	1	1	1	0	0	0	0	0	0	1	0	1	1	1	1	1
19	1	1	1	0	1	0	0	0	0	1	0	1	1	1	1	1
20	1	1	1	0	0	1	0	0	0	1	0	0	1	1	1	1
21	1	1	1	0	1	1	0	0	0	1	0	1	0	1	1	1
22	1	1	1	0	0	0	1	0	0	1	0	0	0	1	1	1
23	1	1	1	0	1	0	1	0	0	1	0	1	1	0	1	1
24	1	1	1	0	0	1	1	0	0	1	0	0	1	0	1	1
25	1	1	1	0	1	1	1	0	0	1	0	1	0	0	1	1
26	1	1	1	0	0	0	0	1	0	1	0	0	0	0	1	1
27	1	1	1	0	1	0	0	1	0	1	0	1	1	1	0	1
28	1	1	1	0	0	1	0	1	0	1	0	0	1	1	0	1
29	1	1	1	0	1	1	0	1	0	1	0	1	0	1	0	1
30	1	1	1	0	0	0	1	1	0	1	0	0	0	1	0	1
31	1	1	1	0	1	0	1	1	0	1	0	1	1	0	0	1
32	1	1	1	0	0	1	1	1	0	1	0	0	1	0	0	1
33	1	1	1	0	1	1	1	1	0	1	0	1	0	0	0	1
34	1	1	1	0	1	1	1	1	0	1	0	0	0	0	0	1

	TORQUE 0	TORQUE 1	DECAY B ₀	DECAY B ₁	B ₀	B ₁	B ₂	B ₃	PHASE B	DECAY A ₀	DECAY A ₁	A ₀	A ₁	A ₂	A ₃	PHASE A
Bit	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
35	1	1	1	0	1	1	1	1	0	1	1	0	0	0	0	0
36	1	1	1	0	1	1	1	1	0	1	1	1	0	0	0	0
37	1	1	1	0	0	1	1	1	0	1	1	0	1	0	0	0
38	1	1	1	0	1	0	1	1	0	1	1	1	1	0	0	0
39	1	1	1	0	0	0	1	1	0	1	1	0	0	1	0	0
40	1	1	1	0	1	1	0	1	0	1	1	1	0	1	0	0
41	1	1	1	0	0	1	0	1	0	1	1	0	1	1	0	0
42	1	1	1	0	1	0	0	1	0	1	1	1	1	1	0	0
43	1	1	1	0	0	0	0	1	0	1	1	0	0	0	1	0
44	1	1	1	0	1	1	1	0	0	1	1	1	0	0	1	0
45	1	1	1	0	0	1	1	0	0	1	1	0	1	0	1	0
46	1	1	1	0	1	0	1	0	0	1	1	1	1	0	1	0
47	1	1	1	0	0	0	1	0	0	1	1	0	0	1	1	0
48	1	1	1	0	1	1	0	0	0	1	1	1	0	1	1	0
49	1	1	1	0	0	1	0	0	0	1	1	0	1	1	1	0
50	1	1	1	0	1	0	0	0	0	1	1	1	1	1	1	0
51	1	1	1	0	0	0	0	0	0	1	1	1	1	1	1	0
52	1	1	1	0	0	0	0	0	1	1	0	1	1	1	1	0
53	1	1	1	0	1	0	0	0	1	1	0	1	1	1	1	0
54	1	1	1	0	0	1	0	0	1	1	0	0	1	1	1	0
55	1	1	1	0	1	1	0	0	1	1	0	1	0	1	1	0
56	1	1	1	0	0	0	1	0	1	1	0	0	0	1	1	0
57	1	1	1	0	1	0	1	0	1	1	0	1	1	0	1	0
58	1	1	1	0	0	1	1	0	1	1	0	0	1	0	1	0
59	1	1	1	0	1	1	1	0	1	1	0	1	0	0	1	0
60	1	1	1	0	0	0	0	1	1	1	0	0	0	0	1	0
61	1	1	1	0	1	0	0	1	1	1	0	1	1	1	0	0
62	1	1	1	0	0	1	0	1	1	1	0	0	1	1	0	0
63	1	1	1	0	1	1	0	1	1	1	0	1	0	1	0	0
64	1	1	1	0	0	0	1	1	1	1	0	0	0	1	0	0
65	1	1	1	0	1	0	1	1	1	1	0	1	1	0	0	0
66	1	1	1	0	0	1	1	1	1	1	0	0	1	0	0	0
67	1	1	1	0	1	1	1	1	1	1	0	1	0	0	0	0
68	1	1	1	0	1	1	1	1	1	1	0	0	0	0	0	0

Data are input on the rising edge of CLK. Every input of a data string (16-bit) requires input of the Strobe signal. For the input conditions, see page 10, Functions. In the above input data example, Decay mode has a Mixed Decay mode (37.5%) setting for both the rising and falling directions of the sine wave, and a torque setting of 100%.

4W1-2 OUTPUT CURRENT WAVEFORM OF PSEUDO SINE WAVE (4-bit micro steps)




17 micro-step from 0 to 90° drive is possible by combining Current DATA (AB & CD) and phase data.

For input Current DATA at that time, see section on Current X in the list of the Functions.

Depending on the load, the optimum condition changes for selecting MIXED DECAY MODE when the sine wave rises and falls. Select the appropriate MIXED DECAY TIMING according to the load.





OUTPUT CURRENT VECTOR LINE

4W-1-2 phase excitation (4-bit micro steps)




For data to be input, see the function of Current AX (BX) in the list of Functions (10 page).


OUTPUT CURRENT VECTOR LINE 2 (Each mode: except 4W1-2 phase)



TEMPERATURE CHARACTERISTICS DEPENDING ON VOLTAGES BETWEEN OUTPUT TRANSISTOR DRAIN AND SOURCE ($V_M = 24\text{ V}$, $V_{DD} = 5\text{ V}$)



RESISTANCE CHARACTERISTICS DEPENDING ON VOLTAGES OUTPUT TRANSISTOR DRAIN AND SOURCE ($V_M = 24\text{ V}$, $V_{DD} = 5\text{ V}$) (Forward, reverse)



The IC's maximum rating is 1.5 A and recommended current is 1.2 A max.


Use the IC within this range.

The on-resistance value fluctuates according to temperature. Pay particular attention to the temperature conditions when using.

RECOMMENDED APPLICATION CIRCUIT

The values for the devices are all recommended values. For values under each input condition, see the above-mentioned recommended operating conditions.

(Example : $f_{chop} = 96 \text{ kHz}$, $CR : I_{out} = 0.7 \text{ (A)}$, $LF : I_{out} = 1.1 \text{ (A)}$)




Note: We recommend the user add bypass capacitors as required.
Make sure as much as possible that GND wiring has only one contact point.
Also, make sure that the VM pins are connected.


For the data to be input, see the section on the recommended input data.

Because there may be shorts between outputs, shorts to supply, or shorts to ground, be careful when designing output lines, VDD (VM) lines, and GND lines.

EXAMPLE OF 1-2 PHASE DRIVE CURRENT (ACTUAL) WAVEFORM




EXAMPLE OF 4W 1-2 PHASE DRIVE CURRENT (ACTUAL) WAVEFORM



PACKAGE DIMENSIONS

HSOP36-P-450-0.65

Unit: mm



Weight: 0.79 g (Typ.)

RESTRICTIONS ON PRODUCT USE

030619EBA

- The information contained herein is subject to change without notice.
- The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA for any infringements of patents or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of TOSHIBA or others.
- TOSHIBA is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to comply with the standards of safety in making a safe design for the entire system, and to avoid situations in which a malfunction or failure of such TOSHIBA products could cause loss of human life, bodily injury or damage to property.
In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent TOSHIBA products specifications. Also, please keep in mind the precautions and conditions set forth in the "Handling Guide for Semiconductor Devices," or "TOSHIBA Semiconductor Reliability Handbook" etc..
- The TOSHIBA products listed in this document are intended for usage in general electronics applications (computer, personal equipment, office equipment, measuring equipment, industrial robotics, domestic appliances, etc.). These TOSHIBA products are neither intended nor warranted for usage in equipment that requires extraordinarily high quality and/or reliability or a malfunction or failure of which may cause loss of human life or bodily injury ("Unintended Usage"). Unintended Usage include atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, medical instruments, all types of safety devices, etc.. Unintended Usage of TOSHIBA products listed in this document shall be made at the customer's own risk.
- The products described in this document are subject to the foreign exchange and foreign trade laws.
- TOSHIBA products should not be embedded to the downstream products which are prohibited to be produced and sold, under any law and regulations.