

Infineon[®] Power LED Driver

TLD5085EJ

1.8A DC/DC Step-Down Converter


Datasheet

Rev. 1.1, 2009-12-16



1 Overview

- Wide Input Voltage Range from 4.75V to 45V
- Constant Current or Constant Voltage Regulation
- Drives LEDs in Buck Topology
- Very low shutdown current consumption (typ. 0.1µA)
- 370 kHz switching frequency
- PWM Dimming
- Integrated power-switch (output current up to 1.8A)
- Internal Soft-Start function
- $\pm 2\%$ output current tolerance ($\pm 4\%$ for full load current range)
- Small thermally enhanced exposed heatslug package
- Over Temperature Shutdown
- AEC Qualified
- Green Product (RoHS Compliant)



PG-DSO-8 (e-Pad)

Description

The TLD5085EJ is a smart LED buck converter with an integrated power-switch, capable of driving up to 1.8A load current with excellent line and load regulation. The main function of this device is to step-down the input voltage and regulating a constant LED current. The constant current regulation is especially beneficial for LED color accuracy and longer lifetime. The TLD5085EJ also has a PWM input which can be used for LED dimming. The switching frequency of 370kHz allows to use small and inexpensive passive components. An Enable function is implemented to reduce the shut-down current consumption to typ. 0.1µA. This IC is suited for use in the harsh automotive environments and provides protection functions such as current limitation and overtemperature shutdown. The integrated soft-start feature avoids a current and voltage overshoot at the output during start-up of the device.

Applications

- Automotive Lighting (Reading Light, Dome Light, Dashboard Backlighting)
- High Power LED Applications
- Constant Current and Voltage Source

Type	Package	Marking
TLD5085EJ	PG-DSO-8 (e-Pad)	TLD5085

2 Block Diagram




Figure 1 Block Diagram

3 Pin Configuration

3.1 Pin Assignment




Figure 2 Pin Configuration

3.2 Pin Definitions and Functions

Pin	Symbol	Function
1	PWMI	PWM Input for; Provides LED dimming option. If not used connect to VS.
2	GND	Ground; Connect to system ground.
3	COMP	Compensation Input; Frequency compensation for regulation loop stability. Connect R and C network to pin for stability.
4	FB	Feedback Input; Connect a defined power resistor ($R_{FB}=0.6V/I_{LED}$) to get the needed LED output current. For adjustable output voltages connect this pin via a voltage divider in parallel to the output capacitor.
5	BDS	Buck Driver Supply Input; Connect the bootstrap capacitor between this pin and pin BUO.
6	BUO	Buck Switch Output; Source of the integrated power-switch. Connect directly to the cathode of external freewheeling diode and the buck circuit inductance.
7	EN	Enable Input; Apply logic high signal to enable the device. A pull down resistor is integrated.
8	VS	Supply Voltage Input; Connect to supply voltage source.
EP		Exposed Pad; Connect to heatsink area and GND by low inductance wiring.

4 General Product Characteristics

4.1 Absolute Maximum Ratings

Absolute Maximum Ratings ¹⁾

$T_j = -40\text{ °C}$ to $+150\text{ °C}$; all voltages with respect to ground (unless otherwise specified)

Pos.	Parameter	Symbol	Limit Values		Unit	Conditions
			Min.	Max.		
Voltages						
4.1.1	PWMI (Pin1) PWM Input	V_{PWMI}	-0.3	45	V	–
4.1.2	COMP (Pin 3)	V_{COMP}	-0.3	5.5	V	–
4.1.3	Compensation Input			6.2	V	$t < 10\text{s}^2)$
4.1.4	FB (Pin 4) Feedback Input	V_{FB}	-0.3	5.5	V	–
4.1.5	BDS (Pin 5) Buck Driver Supply Input	V_{BDS}	V_{BUO} - 0.3	V_{BUO} + 5.5	V	–
4.1.6	BUO (Pin 6) Buck Switch Output	V_{BUO}	-2.0	$V_{\text{VS}} + 0.3$	V	–
4.1.7	EN (Pin 7) Enable Input	V_{EN}	-40	45	V	–
4.1.8	VS (Pin 8) Supply Voltage Input	V_{S}	-0.3	45	V	–
Temperatures						
4.1.9	Junction Temperature	T_{j}	-40	150	°C	–
4.1.10	Storage Temperature	T_{stg}	-55	150	°C	–
ESD Susceptibility						
4.1.11	ESD Resistivity all Pins to GND	V_{ESD}	-2	2	kV	HBM ³⁾

1) Not subject to production test, specified by design

2) Exposure to those absolute maximum ratings for extended periods of time ($t > 10\text{s}$) may affect device reliability

3) ESD susceptibility HBM according to EIA/JESD 22-A 114B (1.5kΩ, 100pF).

Note: Stresses above the ones listed here may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Note: Integrated protection functions are designed to prevent IC destruction under fault conditions described in the data sheet. Fault conditions are considered as "outside" normal operating range. Protection functions are not designed for continuous repetitive operation.

4.2 Functional Range

Pos.	Parameter	Symbol	Limit Values		Unit	Conditions
			Min.	Max.		
4.2.1	Supply Voltage	V_S	4.75	45	V	–
4.2.2	Output Voltage adjust range	V_{CC}	0.60	16	V	see Figure 5
4.2.3	External buck inductor	L_{BU}	18	56	μH	see Figure 5 and Figure 6
4.2.4	External buck capacitor	C_{BU1}	33	120	μF	
4.2.5	External buck capacitor ESR	ESR_{BU1}	–	0.3	Ω	– ¹⁾
4.2.6	Junction Temperature	T_j	–40	150	°C	–

1) See section ““[Application Information](#)” on [Page 11](#)” for loop compensation requirements.

Note: Within the functional range the IC operates as described in the circuit description. The electrical characteristics are specified within the conditions given in the related electrical characteristics table.

4.3 Thermal Resistance

Note: This thermal data was generated in accordance with JEDEC JESD51 standards.

For more information, go to www.jedec.org.

Pos.	Parameter	Symbol	Limit Values			Unit	Conditions
			Min.	Typ.	Max.		
4.3.1	Junction to Case	R_{thJC}	–	–	10	K/W	¹⁾ ²⁾
4.3.2	Junction to Ambient (2s2p)	R_{thJA}	–	42	–	K/W	¹⁾ ³⁾

1) Not subject to production test, specified by design.

2) Specified R_{thJC} value is simulated at natural convection on a cold plate setup (all pins and the exposed pad are fixed to ambient temperature). $T_a=25^{\circ}\text{C}$, power-switch is dissipating 1W.

3) Specified R_{thJA} value is according to Jedec JESD51-2,-5,-7 at natural convection on FR4 2s2p board; The Product (Chip+Package) was simulated on a 76.2 x 114.3 x 1.5 mm board with 2 inner copper layers (2 x 70μm Cu, 2 x 35μm Cu). According to JESD51-5 a thermal via array under the exposed pad contacted the first inner copper layer. $T_a=25^{\circ}\text{C}$, power-switch is dissipating 1W.

5 Buck Regulator

5.1 Description

The gate of the power-switch is driven by the Gate driver which is supplied by the external capacitor connected to pin BDS (Buck Driver Supply) using the bootstrap principle.

BDS is the supply pin for the integrated gate driver of the internal power-switch. The power-switch has to be in the $R_{DS(on)}$ region. If V_{GS} is not high enough, the power-switch can not operate in the $R_{DS(on)}$ region, which means high power dissipation. An integrated under voltage lockout function (BDS UV-Comparator) supervising the 'bootstrap' capacitor voltage ensures that the device is always driven with a sufficient bootstrap voltage in order to prevent from extensive heat up of the power-switch.

An integrated charge pump supports the gate driver in case of low input supply voltage, small differential voltage between input supply and output voltage at low current and during startup. In order to minimize emission, the charge pump is switched off if the input voltage is sufficient for supplying the bootstrap.

The soft start function generates a defined ramp of the reference voltage during the first 0.5 ms (typ.) after device initialization and if the Device is autorestarting after a thermal shutdown. This function is disabled during the dimming operation via the PWMI-pin.




Figure 3 Block Diagram Buck Regulator

5.2 Electrical Characteristics

Electrical Characteristics: Buck Regulator

$V_S = 6.0 \text{ V to } 40 \text{ V}$, $T_j = -40 \text{ }^\circ\text{C to } +150 \text{ }^\circ\text{C}$, all voltages with respect to ground (unless otherwise specified)

Pos.	Parameter	Symbol	Limit Values			Unit	Conditions
			Min.	Typ.	Max.		
5.2.1	FB input voltage	V_{FB}	0.588	0.60	0.612	V	$V_{EN} = V_S$; $V_S = 12\text{V}$ $0.1\text{A} < I_{CC} < 1.0\text{A}$
5.2.2		V_{FB}	0.576	0.60	0.624	V	$V_{EN} = V_S$; $V_S = 12\text{V}$ $1\text{mA} < I_{CC} < 1.8\text{A}$
5.2.3	FB input current	I_{FB}	-1	-0.1	0	μA	$V_{FB} = 0.6\text{V}$
5.2.4	Power-Switch on-resistance	$R_{DS(ON)}$	—	—	500	$\text{m}\Omega$	$I_{CC}=300 \text{ mA}$; $T_j = 150 \text{ }^\circ\text{C max.}$
5.2.5	Current transition rise/fall time	t_r	—	50	—	ns	$I_{CC}=1 \text{ A}^{1)}$
5.2.6	Buck peak over current limit	I_{BUOC}	2.2	—	3.6	A	—
5.2.7	Bootstrap under voltage lockout, turn-off threshold	$V_{BDS,off}$	$V_{BUO} + 3.3$	—	—	V	Bootstrap voltage decreasing
5.2.8	Charge pump current	I_{CP}	2	—	—	mA	$V_S = 12\text{V}$; $V_{BUO} = V_{BDS} = \text{GND}$
5.2.9	Charge pump switch-off threshold	$V_{BDS} - V_{BUO}$	—	—	5	V	$(V_{BDS} - V_{BUO})$ increasing
5.2.10	Maximum duty cycle	D_{max}	—	—	100	%	^{1) 2)}
5.2.11	Soft start ramp	t_{start}	350	500	750	μs	V_{FB} rising from 5% to 95% of $V_{FB,nom}$
5.2.12	Input under voltage shutdown threshold	$V_{S,off}$	3.75	—	—	V	V_S decreasing
5.2.13	Input voltage startup threshold	$V_{S,on}$	—	—	4.75	V	V_S increasing
5.2.14	Input under voltage shutdown hysteresis	$V_{S,hyst}$	150	—	—	mV	¹⁾

1) Not subject to production test; specified by design.

2) Consider “[Chapter 4.2, Functional Range](#)”

6 Enable, Thermal Shutdown and PWM Dimming Function

6.1 Description

Enable Function: With the enable pin (EN) the device can be set in off-state reducing the current consumption to typ. 0.1µA. The enable function features an integrated pull down resistor which ensures that the IC is shut down and the power-switch is off in case the pin EN is not connected.

Device Wake Up Behavior: The device initialization is triggered either by the EN voltage level crossing the turn-on threshold, rising supply voltage (during EN=H), and also when the device restarts after a thermal shutdown. The softstart ramp starts after the BDS external capacitor is charged.

Overtemperature Behavior: The integrated thermal shutdown function turns the power-switch off in case of overtemperature. The typ. junction shutdown temperature is 175°C, with a min. of 150°C. After cooling down the IC will automatically restart operation. The thermal shutdown is an integrated protection function designed to prevent IC destruction when operating under fault conditions. It must not be used for normal operation.

PWM Dimming Function: The PWMI signal directly controls the gate driver of the integrated power-switch by overriding the internal control signals.

6.2 Electrical Characteristics Enable, Bias, Thermal Shutdown and PWM Dimming

Electrical Characteristics: Enable, Bias and Thermal Shutdown

$V_S = 6.0 \text{ V to } 40 \text{ V}$, $T_j = -40 \text{ °C to } +150 \text{ °C}$, all voltages with respect to ground (unless otherwise specified)

Pos.	Parameter	Symbol	Limit Values			Unit	Conditions
			Min.	Typ.	Max.		
6.2.1	Current Consumption, shut down mode	$I_{q,OFF}$	–	0.1	2	µA	$V_{EN} = 0.8\text{V}$; $T_j < 105^\circ\text{C}$; $V_S = 16\text{V}$ 1)
6.2.2	Current Consumption, active mode	$I_{q,ON}$	–	–	7	mA	$V_{EN} = 5.0\text{V}$; $I_{CC} = 0\text{mA}$; $V_S = 16\text{V}$
6.2.3	Current Consumption, active mode	$I_{q,ON}$	–	–	10	mA	$V_{EN} = 5.0\text{V}$; $I_{CC} = 1.8\text{A}$; $V_S = 16\text{V}$ 1)
6.2.4	Enable high signal valid	$V_{EN,hi}$	3	–	–	V	–
6.2.5	Enable low signal valid	$V_{EN,lo}$	–	–	0.8	V	–
6.2.6	Enable hysteresis	$V_{EN,HY}$	50	200	400	mV	1)
6.2.7	Enable high input current	$I_{EN,hi}$	–	–	30	µA	$V_{EN} = 16\text{V}$
6.2.8	Enable low input current	$I_{EN,lo}$	–	0.1	1	µA	$V_{EN} = 0.5\text{V}$
6.2.9	PWMI high threshold	$V_{PWMI,hi}$	3	–	–	V	–
6.2.10	PWMI low threshold	$V_{PWMI,lo}$	–	–	0.8	V	–
6.2.11	PWMI turn-on delay	$t_{PWM,ON}$	–	–	5	µs	2)
6.2.12	PWMI turn-off delay	$t_{PWM,OFF}$	–	–	5	µs	–
6.2.13	Over temperature shutdown	$T_{j,sd}$	150	175	190	°C	1)
6.2.14	Over temperature shutdown hysteresis	T_{j,sd_hyst}	–	15	–	K	1)

1) Specified by design. Not subject to production test.

2) At startup current flowing in C_{BU1} , recommended max. PWM frequency 1kHz@370kHz f_{sw}

7 Oscillator

7.1 Description

The oscillator turns on the power-switch with a constant frequency while the buck regulating circuit turns the power-switch off in every cycle with an appropriate time gap depending on the output and input voltage.

The internal sawtooth signal used for the PWM generation has an amplitude proportional to the input supply voltage (feedforward).

7.2 Electrical Characteristics Oscillator

Electrical Characteristics: Buck Regulator

$V_S = 6.0 \text{ V to } 40 \text{ V}$, $T_j = -40 \text{ }^\circ\text{C to } +150 \text{ }^\circ\text{C}$, all voltages with respect to ground (unless otherwise specified)

Pos.	Parameter	Symbol	Limit Values			Unit	Conditions
			Min.	Typ.	Max.		
7.2.1	Oscillator frequency	f_{osc}	330	370	420	kHz	–

8 Application Information

Note: The following information is given as a hint for the implementation of the device only and shall not be regarded as a description or warranty of a certain functionality, condition or quality of the device.

8.1 Frequency Compensation

The stability of the output voltage can be achieved with a simple RC connected between pin COMP and GND. The standard configuration using the switching frequency of the internal oscillator is a ceramic capacitor $C_{\text{COMP}} = 22\text{nF}$ and $R_{\text{COMP}} = 22\text{k}\Omega$. By slight modifications to the compensation network the stability can be optimized for different types of buck capacitors (ceramic or tantalum).

The compensation network is essential for the control loop stability. Leaving pin COMP open might lead to an instable operation.

8.2 Compensating a tantalum buck capacitor C_{BU1}

The TLD5085EJ control loop is optimized for ceramic buck capacitors C_{BU} . In order to maintain stability also for tantalum capacitors with ESR up to $300\text{m}\Omega$, an additional compensation capacitance C_{COMP2} at pin COMP to GND is required. It's value calculates:

$$C_{\text{COMP2}} = C_{\text{BU}} * \text{ESR}(C_{\text{BU}}) / R_{\text{COMP}},$$

whereas C_{COMP2} needs to stay below 5nF .




Figure 4 High-ESR buck capacitor compensation

8.3 Freewheeling Diode

In order to minimize losses and for fast recovery, a schottky freewheeling diode is required. Disconnecting the freewheeling diode during operation might lead to destruction of the IC.

8.4 Constant Output Voltage Mode for LED applications




Figure 5 Application Diagram (constant voltage mode)

Note: This is a very simplified example of an application circuit. The function must be verified in the real application

The output voltage of the TLD5085EJ can be programmed by a voltage divider connected to the feedback pin FB. The divider cross current should be 300 μ A at minimum, therefore the maximum R_2 calculates:

$$R_2 \leq V_{FB} / I_{R2} \rightarrow R_2 \leq 0.6V / 300 \mu A = 2 \text{ k}\Omega$$

For the desired output voltage level V_{CC} , R_1 calculates then (neglecting the small FB input current):

$$R_1 = R_2 \left(\frac{V_{CC}}{V_{FB}} - 1 \right).$$

8.5 Constant current mode for LED applications




Figure 6 Application Diagram TLD5085 as LED Driver (constant current mode)

Note: This is a very simplified example of an application circuit. The function must be verified in the real application.

10 Revision History

Version	Date	Changes
Rev. 1.1	2009-12-16	<ul style="list-style-type: none">• Cover sheet updated• Package name updated
Rev. 1.0	2009-06-04	Initial Datasheet for TLD5085EJ

Edition 2009-12-16

**Published by
Infineon Technologies AG
81726 Munich, Germany**

**© 2009 Infineon Technologies AG
All Rights Reserved.**

Legal Disclaimer

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation, warranties of non-infringement of intellectual property rights of any third party.

Information

For further information on technology, delivery terms and conditions and prices, please contact the nearest Infineon Technologies Office (www.infineon.com).

Warnings

Due to technical requirements, components may contain dangerous substances. For information on the types in question, please contact the nearest Infineon Technologies Office.

Infineon Technologies components may be used in life-support devices or systems only with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.