


# NMOS 64K (8K x 8) UV EPROM

- FAST ACCESS TIME: 180ns
- EXTENDED TEMPERATURE RANGE
- SINGLE 5V SUPPLY VOLTAGE
- LOW STANDBY CURRENT: 35mA max
- TTL COMPATIBLE DURING READ and PROGRAM
- FAST PROGRAMMING ALGORITHM
- ELECTRONIC SIGNATURE
- PROGRAMMING VOLTAGE: 12V



#### **DESCRIPTION**


The M2764A is a 65,536 bit UV erasable and electrically programmable memory EPROM. It is organized as 8,192 words by 8 bits.

The M27C64A is housed in a 28 pin Window Ceramic Frit-Seal Dual-in-Line package. The transparent lid allows the user to expose the chip to ultraviolet light to erase the bit pattern. A new pattern can then be written to the device by following the programming procedure.

Table 1. Signal Names

A0 - A12	Address Inputs
Q0 - Q7	Data Outputs
Ē	Chip Enable
G	Output Enable
P	Program
V <sub>PP</sub>	Program Supply
Vcc	Supply Voltage
Vss	Ground

Figure 1. Logic Diagram




**Table 2. Absolute Maximum Ratings** 

Symbol	Parameter		Value	Unit
T <sub>A</sub>	Ambient Operating Temperature grade 1 grade 6		0 to 70 -40 to 85	•C
TBIAS	Temperature Under Bias	grade 1 grade 6	-10 to 80 -50 to 95	•C
Tstg	Storage Temperature		-65 to 125	•c
V <sub>IO</sub>	Input or Output Voltages		-0.6 to 6.5	٧
Vcc	Supply Voltage		-0.6 to 6.5	٧
V <sub>A</sub> 9	A9 Voltage		-0.6 to 13.5	٧
V <sub>PP</sub>	Program Supply		-0.6 to 14	٧

Note: Except for the rating "Operating Temperature Range", stresses above those listed in the Table "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the Operating sections of this specification is not implied. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability. Refer also to the SGS-THOMSON SURE Program and other relevant quality documents.

Figure 2. DIP Pin Connections



Warning: NC = Not Connected.

#### **DEVICE OPERATION**

The seven modes of operations of the M2764A are listed in the Operating Modes table. A single 5V power supply is required in the read mode. All inputs are TTL levels except for VPP and 12V on A9 for Electronic Signature.

#### **Read Mode**

The M2764A has two control functions, both of which must be logically satisfied in order to obtain data at the outputs. Chip Enable (E) is the power control and should be used for device selection. Output Enable (G) is the output control and should be used to gate data to the output pins, independent of device selection.

Assuming that the addresses are stable, address access time ( $t_{AVQV}$ ) is equal to the delay from  $\overline{E}$  to output ( $t_{ELQV}$ ). Data is available at the outputs after the falling edge of  $\overline{G}$ , assuming that  $\overline{E}$  has been low and the addresses have been stable for at least  $t_{AVQV}$ - $t_{GLQV}$ .

#### Standby Mode

The M2764A has a standby mode which reduces the maximum active power current from 75mA to 35mA. The M2764A is placed in the standby mode by applying a TTL high signal to the E input. When in the standby mode, the outputs are in a high impedance state, independent of the G input.

#### Two Line Output Control

Because EPROMs are usually used in larger memory arrays, the product features a 2 line control function which accommodates the use of multiple memory connection. The two line control function allows:

- a. the lowest possible memory power dissipation,
- complete assurance that output bus contention will not occur.

# **DEVICE OPERATION (cont'd)**

For the most efficient use of these two control lines, E should be decoded and used as the primary device selecting function, while G should be made a common connection to all devices in the array and connected to the READ line from the system control bus.

This ensures that all deselected memory devices are in their low power standby mode and that the output pins are only active when data is desired from a particular memory device.

# **System Considerations**

The power switching characteristics of fast EPROMs require careful decoupling of the devices. The supply current,  $I_{CC}$ , has three segments that are of interest to the system designer: the standby current level, the active current level, and transient current peaks that are produced by the falling and rising edges of E. The magnitude of the transient current peaks is dependent on the capacitive and inductive loading of the device at the output. The associated transient voltage peaks can be suppressed by complying with the two line output control and by properly selected decoupling capacitors. It is recommended that a  $1\mu F$  ceramic capacitor be used on every device between  $V_{CC}$  and  $V_{SS}$ . This should be a high frequency capacitor

of low inherent inductance and should be placed as close to the device as possible. In addition, a 4.7 $\mu$ F bulk electrolytic capacitor should be used between V<sub>CC</sub> and V<sub>SS</sub> for every eight devices. The bulk capacitor should be located near the power supply connection point. The purpose of the bulk capacitor is to overcome the voltage drop caused by the inductive effects of PCB traces.

# **Programming**

When delivered (and after each erasure for UV EPROM), all bits of the M2764A are in the "1" state. Data is introduced by selectively programming "0s" into the desired bit locations. Although only "0s" will be programmed, both "1s" and "0s" can be present in the data word. The only way to change a "0" to a "1" is by ultraviolet light erasure.

The M2764A is in the programming mode when V<sub>PP</sub> input is at 12.5V and E and P are at TTL low. The data to be programmed is applied, 8 bits in parallel, to the data output pins. The levels required for the address and data inputs are TTL.

# **Fast Programming Algorithm**

Fast Programming Algorithm rapidly programs M2764A EPROMs using an efficient and reliable method suited to the production programming environment. Programming reliability is also ensured as the incremental program margin of each byte is continually monitored to determine when it has

Table 3. Operating Modes

Mode	Ē	G	p	A9	V <sub>PP</sub>	Q0 - Q7
Read	V <sub>IL</sub>	VIL	ViH	Х	Vcc	Data Out
Output Disable	VIL	V <sub>IH</sub>	V <sub>IH</sub>	Х	Vcc	Hi-Z
Program	V <sub>IL</sub>	ViH	V <sub>IL</sub> Pulse	Х	V <sub>PP</sub>	Data In
Verify	V <sub>IL</sub>	VIL	V <sub>IH</sub>	Х	V <sub>PP</sub>	Data Out
Program Inhibit	ViH	Х	X	Χ	Vpp	Hi-Z
Standby	V <sub>IH</sub>	Х	Х	Х	Vcc	Hi-Z
Electronic Signature	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>ID</sub>	Vcc	Codes Out

**Note:**  $X = V_{IH}$  or  $V_{IL}$ ,  $V_{ID} = 12V \pm 0.5\%$ .

Table 4. Electronic Signature

<b>Identifier</b>	A0	Q7	Q6	Q5	Q4	Q3	Q2	Q1	Q0	Hex Data
Manufacturer's Code	VIL	0	0	1	0	0	0	0	0	20h
Device Code	V <sub>IH</sub>	0	0	0	0	1	0	0	0	08h

# **AC MEASUREMENT CONDITIONS**

Input Rise and Fall Times ≤ 20ns
Input Pulse Voltages 0.45V to 2.4V
Input and Output Timing Ref. Voltages 0.8V to 2.0V

Note that Output Hi-Z is defined as the point where data is no longer driven.

Figure 3. AC Testing Input Output Waveforms




Figure 4. AC Testing Load Circuit




Table 5. Capacitance (1)  $(T_A = 25 \text{ °C}, f = 1 \text{ MHz})$ 

Symbol	Parameter	Test Condition	Min	Max	Unit
C <sub>IN</sub>	Input Capacitance	$V_{IN} = 0V$		6	pF
Соит	Output Capacitance	V <sub>OUT</sub> = <b>0</b> V		12	pF

Note: 1. Sampled only, not 100% tested.

Figure 5. Read Mode AC Waveforms




Table 6. Read Mode DC Characteristics (1)

 $(T_A = 0 \text{ to } 70 \text{ °C or } -40 \text{ to } 85 \text{ °C}; V_{CC} = 5V \pm 5\% \text{ or } 5V \pm 10\%; V_{PP} = V_{CC})$ 

Symbol	Parameter	Test Condition	Min	Max	Unit
ILI	Input Leakage Current	0 ≤ V <sub>IN</sub> ≤ V <sub>CC</sub>		±10	μΑ
1 <sub>LO</sub>	Output Leakage Current	Vout = Vcc		±10	μΑ
lcc	Supply Current	E = VIL, G = VIL		75	mΑ
I <sub>CC1</sub>	Supply Current (Standby)	E = V <sub>IH</sub>		35	mA
Ipp	Program Current	$V_{PP} = V_{CC}$		5	mA
VIL	Input Low Voltage		-0.1	0.8	V
ViH	Input High Voltage		2	V <sub>CC</sub> + 1	٧
V <sub>OL</sub>	Output Low Voltage	I <sub>OL</sub> = 2.1mA		0.45	V
Vон	Output High Voltage	$I_{OH} = -400\mu A$	2.4		V

Note: 1. Vcc must be applied simultaneously with or before VPP and removed simultaneously or after VPP.

# Table 7A. Read Mode AC Characteristics (1)

 $(T_A = 0 \text{ to } 70 \text{ °C or } -40 \text{ to } 85 \text{ °C}; V_{CC} = 5V \pm 5\% \text{ or } 5V \pm 10\%; V_{PP} = V_{CC})$ 

				M2764A						
Symbol Alt	Parameter	Test Condition	-	1	-2,	-20	blani	blank, -25		
				Min	Max	Min	Max	Min	Max	
tavav	tacc	Address Valid to Output Valid	E_= V <sub>IL</sub> , G = V <sub>IL</sub>		180		200		250	ns
t <sub>ELQV</sub>	tce	Chip Enable Low to Output Valid	G = V <sub>IL</sub>		180		200		250	ns
t <sub>GLQV</sub>	toE	Output Enable Low to Output Valid	E = VIL		65		75		100	ns
tehoz (2)	<b>t</b> or	Chip Enable High to Output Hi-Z	G = V <sub>IL</sub>	0	55	0	55	0	60	ns
t <sub>GHQZ</sub> (2)	<b>t</b> DF	Output Enable High to Output Hi-Z	E = ViL	0	55	0	55	0	60	ns
taxax	<b>t</b> on	Address Transition to Output Transition	E = V <sub>IL</sub> , G = V <sub>IL</sub>	0		0		0		ns

# Table 7B. Read Mode AC Characteristics (1)

 $(T_A = 0 \text{ to } 70 \text{ °C or } -40 \text{ to } 85 \text{ °C}; V_{CC} = 5V \pm 5\% \text{ or } 5V \pm 10\%; V_{PP} = V_{CC})$ 

					M27	64A		
Symbol	Alt	Parameter	Test Condition	-	3	-4		Unit
				Min	Max	Min	Max	
tavav	tacc	Address Valid to Output Valid	E= VIL, G= VIL		300		450	ns
<b>t</b> ELQV	tce	Chip Enable Low to Output Valid	G = V <sub>IL</sub>		300		450	ns
<b>t</b> GLQV	toe	Output Enable Low to Output Valid	E = V <sub>IL</sub> ,		120		150	ns
<b>t</b> EHQZ <sup>(2)</sup>	tor	Chip Enable High to Output Hi-Z	G ≠ V <sub>IL</sub>	0	105	0	130	ns
t <sub>GHQZ</sub> <sup>(2)</sup>	<b>t</b> or	Output Enable High to Output Hi-Z	E = V <sub>IL</sub>	0	105	0	130	ns
taxax	<b>t</b> on	Address Transition to Output Transition	E_= V <sub>IL</sub> , G = V <sub>IL</sub>	0		0		ns

Notes: 1. V<sub>CC</sub> must be applied simultaneously with or before V<sub>PP</sub> and removed simultaneously or after V<sub>PP</sub>. 2. Sampled only, not 100% tested.

Vol

 $V_{OH}$ 

VA9

Table 8. Programming Mode DC Characteristics  $^{(1)}$  (T<sub>A</sub> = 25 °C; V<sub>CC</sub> = 6V  $\pm$  0.25V; V<sub>PP</sub> = 12.5V  $\pm$  0.3V)

Parameter	Test Condition	Min	Max	Units
Input Leakage Current	V <sub>IL</sub> ≤ V <sub>IN</sub> ≤ V <sub>IH</sub>		±10	μА
Supply Current			75	mA
Program Current	E = VIL		50	mA
Input Low Voltage		-0.1	0.8	V
Input High Voltage		2	Vcc + 1	٧
	Input Leakage Current Supply Current Program Current Input Low Voltage			Input Leakage Current $V_{IL} \le V_{IN} \le V_{IH}$ $\pm 10$ Supply Current     75       Program Current $\overline{E} = V_{IL}$ 50       Input Low Voltage     -0.1     0.8

 $I_{OL} = 2.1 mA$ 

 $I_{OH} = -400\mu A$ 

0.45

12.5

2.4

11.5

٧

٧

Note: 1. Vcc must be applied simultaneously with or before Vpp and removed simultaneously or after Vpp.

Table 9. Programming Mode AC Characteristics (1)  $(T_A = 25 \, {}^{\circ}\text{C}; \, V_{CC} = 6V \pm 0.25V; \, V_{PP} = 12.5V \pm 0.3V)$ 

**Output Low Voltage** 

Output High Voltage

A9 Voltage

Symbol	Alt	Parameter	<b>Test Condition</b>	Min	Max	Units
<b>t</b> avpl	<b>t</b> as	Address Valid to Program Low		2		μѕ
<b>t</b> avpl	<b>t</b> os	Input Valid to Program Low		2		μs
tvphpl	tvps	VPP High to Program Low		2		μs
tvohel	tvcs	V <sub>CC</sub> High to Program Low		2		μs
<b>t</b> ELPL	tces	Chip Enable Low to Program Low		2		μs
t <sub>PLPH</sub>	<b>t</b> pw	Program Pulse Width (Initial)	Note 2	0.95	1.05	ms
<b>t</b> PLPH	<b>t</b> opw	Program Pulse Width (Overprogram)	Note 3	2.85	78.75	ms
<b>t</b> PHQX	<b>t</b> oH	Program High to Input Transition		2		μѕ
taxaL	t <sub>OES</sub>	Input Transition to Output Enable Low		2		he
tgLav	<b>t</b> oe	Output Enable Low to Output Valid			150	ns
t <sub>GHQZ</sub> <sup>(4)</sup>	<b>t</b> ofp	Output Enable High to Output Hi-Z		0	130	ns
t <sub>GHAX</sub>	<b>t</b> ah	Output Enable High to Address Transition		0		ns

Notes: 1. Vcc must be applied simultaneously with or before VPP and removed simultaneously or after VPP.

2. The Initial Program Pulse width tolerance is 1 ms  $\pm$  5%.

3. The length of the Over-program Pulse varies from 2.85 ms to 78.95 ms, depending of the multiplication value of the iteration counter.

4. Sampled only, not 100% tested.





Figure 6. Programming and Verify Modes AC Waveforms

Figure 7. Fast Programming Flowchart



#### **DEVICE OPERATION** (cont'd)

been successfully programmed. A flowchart of the M2764A Fast Programming Algorithm is shown on the last page. The Fast Programming Algorithm utilizes two different pulse types: initial and overprogram.

The duration of the initial  $\overline{P}$  pulse(s) is 1ms, which will then be followed by a longer overprogrampulse of length 3ms by n (n is equal to the number of the initial one millisecond pulses applied to a particular M2764A location), before a correct verify occurs. Up to 25 one-millisecond pulses per byte are provided for before the overprogram pulse is applied.

The entire sequence of program pulses and byte verifications is performed at  $V_{CC}$  = 6V and  $V_{PP}$  = 12.5V. When the Fast Programming cycle has been completed, all bytes should be compared to the original data with  $V_{CC}$  = 5V and  $V_{PP}$  = 5V.

#### **Program Inhibit**

Programming of multiple M2764A in parallel with different data is also easily accomplished. Except for E, all like inputs (including G) of the parallel M2764A may be common. ATTL low pulse applied to a M2764A's E input, with V<sub>PP</sub> at 12.5V, will program that M2764A. A high level E input inhibits the other M2764As from being programmed.

# **Program Verify**

A verify should be performed on the programmed bits to determine that they were correctly programmed. The verify is accomplished with  $G = V_{IL}$ ,  $E = V_{IL}$ ,  $P = V_{IH}$  and  $V_{PP} = 12.5V$ .

## **Electronic Signature**


The Electronic Signature mode allows the reading out of a binary code from an EPROM that will identify its manufacturer and type. This mode is intended for use by programming equipment to automatically match the device to be programmed with its corresponding programming algorithm. This mode is functional in the 25°C±5°C ambient temperature range that is required when programming the M2764A.

To activate this mode, the programming equipment must force 11.5V to 12.5V on address line A9 of the M2764A. Two identifier bytes may then be sequenced from the device outputs by toggling address line A0 from  $V_{\rm IL}$  to  $V_{\rm IH}$ . All other address lines must be held at  $V_{\rm IL}$  during Electronic Signature mode. Byte 0 (A0 =  $V_{\rm IL}$ ) represents the manufacturer code and byte 1 (A0 =  $V_{\rm IH}$ ) the device identifier code. For the SGS-THOMSON M2764A, these two identifier bytes are given below.

# **ERASURE OPERATION (applies to UV EPPROM)**

The erasure characteristic of the M2764A is such that erasure begins when the cells are exposed to light with wavelengths shorter than approximately 4000 Å. It should be noted that sunlight and some type of fluorescent lamps have wavelengths in the 3000-4000 Årange. Research shows that constant exposure to room level fluorescent lighting could erase a typical M2764A in about 3 years, while it would take approximately 1 week to cause erasure when exposed to direct sunlight. If the M2764A is to be exposed to these types of lighting conditions for extended periods of time, it is suggested that opaque labels be put over the M2764A window to prevent unintentional erasure. The recommended erasure procedure for the M2764A is exposure to short wave ultraviolet light which has wavelength 2537 Å. The integrated dose (i.e. UV intensity x exposure time) for erasure should be a minimum of 15 W-sec/cm<sup>2</sup>. The erasure time with this dosage is approximately 15 to 20 minutes using an ultraviolet lamp with 12000 μW/cm<sup>2</sup> power rating. The M2764A should be placed within 2.5 cm (1 inch) of the lamp tubes during the erasure. Some lamps have a filter on their tubes which should be removed before erasure.

#### ORDERING INFORMATION SCHEME




For a list of available options (Speed, Vcc Tolerance, Package, etc...) refer to the current Memory Shortform catalogue.

For further information on any aspect of this device, please contact SGS-THOMSON Sales Office nearest to you.

# FDIP28W - 28 pin Ceramic Frit-seal DIP, with window

Cumh		mm			inches	
Symb	Тур	Min	Max	Тур	Min	Max
Α			5.71			0.225
A1		0.50	1.78		0.020	0.070
A2		3.90	5.08		0.154	0.200
В		0.40	0.55		0.016	0.022
B1		1.17	1.42		0.046	0.056
С		0.22	0.31		0.009	0.012
D			38.10			1.500
E		15.40	15.80		0.606	0.622
E1		13.05	13.36		0.514	0.526
e1	2.54	-	_	0.100	-	_
e3	33.02	-	-	1.300	_	_
eA		16.17	18.32		0.637	0.721
L		3.18	4.10		0.125	0.161
S		1.52	2.49		0.060	0.098
Ø	7.11	_	_	0.280	_	_
α		4°	15°		4°	15°
N		28			28	

FDIP28W



Drawing is not to scale

SGS-THOMSON