



2-Mbit (128K words × 16-bit) Static RAM with Error-Correcting Code (ECC)

Features

- AEC-Q100 qualified
- High speed
 - $t_{AA} = 10 ns; 12 ns$
- Temperature range
 - □ Automotive-A: -40 °C to 85 °C
 - □ Automotive-E: -40 °C to 125 °C
- \blacksquare Embedded error-correcting code (ECC) for single-bit error correction $^{[1]}$
- Low active and standby current
 - □ Active current, I_{CC} = 40-mA typical (Automotive-E)
 - ☐ Standby current, I_{SB2} = 6-mA typical (Automotive-E)
- Operating voltage range: 2.2 V to 3.6 V
- 1.0-V data retention
- TTL compatible inputs and outputs
- Available in Pb-free 48-ball VFBGA and 44-pin TSOP II packages

Functional Description


CY7C1011G is a high-performance CMOS fast static RAM automotive part with embedded ECC. This device has a single Chip Enable ($\overline{\text{CE}}$) input, and is accessed by asserting it LOW.

To perform data writes, assert the Write Enable ($\overline{\text{WE}}$) input LOW, and provide the data on the device data pins (I/O₀ through I/O₁₅) and address pins (A₀ through A₁₆) pins. The Byte High Enable ($\overline{\text{BHE}}$) and Byte Low Enable ($\overline{\text{BLE}}$) inputs control byte writes and write data on the corresponding I/O lines to the memory location specified. BHE controls I/O₈ through I/O₁₅ and BLE controls I/O₀ through I/O₇.

To perform data reads, assert the Output Enable (OE) input and provide the required address on the address lines. You can access read data on the I/O lines (I/O $_0$ through I/O $_{15}$). To perform byte access, assert the required byte enable signal (BHE or BLE) to read either the upper byte or the lower byte of data from the specified address location.

All I/Os (I/O $_0$ through I/O $_{15}$) are placed in a high-impedance state when the device is deselected ($\overline{\text{CE}}$ LOW), or when the control signals are deasserted ($\overline{\text{OE}}$, BLE, BHE).

Logic Block Diagram - CY7C1011G



Note

1. This device does not support automatic write-back on error detection.

CY7C1011G Automotive



Contents

Pin Configurations	3
Product Portfolio	
Maximum Ratings	
Operating Range	
DC Electrical Characteristics	
Capacitance	5
Thermal Resistance	5
AC Test Loads and Waveforms	
Data Retention Characteristics	
Data Retention Waveform	
AC Switching Characteristics	
Switching Waveforms	
Truth Table	

Ordering information	
Ordering Code Definitions	12
Package Diagrams	13
Acronyms	15
Document Conventions	15
Units of Measure	15
Document History Page	16
Sales, Solutions, and Legal Information	17
Worldwide Sales and Design Support	17
Products	17
PSoC® Solutions	17
Cypress Developer Community	17
Technical Support	



Pin Configurations

Figure 1. 48-ball VFBGA (6 × 8 × 1.2 mm) pinout^[2]





Figure 2. 44-pin TSOP II pinout [2]



Product Portfolio

		Power Dissipation					
Product	Range	V _{CC} Range (V)	Speed	Operating	I _{CC} , (mA)	Standby	I (mΛ)
Product	Range	VCC Range (V)	(ns)	f = f _{max}		Standby, I _{SB2} (mA)	
				Typ ^[3]	Max	Typ ^[3]	Max
CY7C1011G30	Automotive-E	2.2 V-3.6 V	10, 12	40	50	6	14
	Automotive-A		10	38	45	6	8

- 2. NC pins are not connected internally to the die.
- 3. Typical values are included for reference only and are not guaranteed or tested.



Maximum Ratings

Exceeding maximum ratings may impair the useful life of the device. These user guidelines are not tested.

Ambient temperature with power applied –55 °C to +125 °C Supply voltage on V_{CC} relative to $GND^{[4]}$ -0.5 V to Vcc +0.3 V

DC voltage applied to outputs

in HI-Z State^[4]–0.3 V to Vcc +0.3 V

DC input voltage ^[4]	0.3 V to V _{CC} + 0.3 V
Current into outputs (in low state) .	20 mA
Static discharge voltage (MIL-STD-883, Method 3015)	>2001 V
Latch-up current	> 140 mA

Operating Range

Grade	Ambient Temperature	V _{CC}		
Automotive-E	–40 °C to +125 °C	2.2 V to 3.6 V		
Automotive-A	–40 °C to +85 °C	2.2 V to 3.6 V		

DC Electrical Characteristics

Over the Operating Range

Daramatar	·		Took Cond	itiono	10 ns	10 ns (Automotive-A)			10 ns/ 12ns (Automotive-E)		
Parameter			Min	Тур	Max	Min	Тур	Max	Unit		
V _{OH}	Output	2.2 V to 2.7 V	V _{CC} = Min, I _{OH} =	= –1.0 mA	2	_	_	2	_	_	V
	HIGH voltage	2.7 V to 3.0 V	V _{CC} = Min, I _{OH} =	$_{CC} = Min, I_{OH} = -1.0 \text{ mA}$ $_{CC} = Min, I_{OH} = -4.0 \text{ mA}$		-	_	2.2	-	-	
	lonage	3.0 V to 3.6 V	V _{CC} = Min, I _{OH} =	= –4.0 mA	2.4	-	_	2.4	-	-	
V _{OL}	Output	2.2 V to 2.7 V	V _{CC} = Min, I _{OL} =	2 mA	_	-	0.4	-	-	0.4	V
	LOW voltage	2.7 V to 3.6 V	V _{CC} = Min, I _{OL} =	8 mA	_	-	0.4	-	_	0.4	
V _{IH}	Input	2.2 V to 2.7 V	_		2	-	$V_{CC} + 0.3^{[4]}$	2	-	$V_{CC} + 0.3^{[4]}$	V
	HIGH voltage	2.7 V to 3.6 V	-		2	-	$V_{CC} + 0.3^{[4]}$	2	_	$V_{CC} + 0.3^{[4]}$	
V _{IL}	Input	2.2 V to 2.7 V	_			-	0.6	$-0.3^{[4]}$	-	0.6	V
	LOW voltage	2.7 V to 3.6 V	_			1	0.8	$-0.3^{[4]}$	_	0.8	
I _{IX}	Input lea	kage current	GND ≤ V _{IN} ≤ V _C	С	-1	-	+1	- 5	-	+5	μА
I _{OZ}	Output le	eakage current	GND ≤ V _{OUT} ≤ \ Output disabled	′ _{CC} ,	-1	_	+1	- 5	_	+5	μА
I _{CC}	Operating current	g supply	V _{CC} = 3.6 V, I _{OUT} = 0 mA, CMOS levels	f = f _{MAX} = 1/t _{RC}	-	38	45	1	40	50	mA
I _{SB1}	Automatic CE power down current – TTL inputs		$V_{CC} = 3.6 \text{ V}, \overline{CE}$ $V_{IN} \ge V_{IH} \text{ or } V_{IN}$ $f = f_{MAX}$		-	Т	15	-	-	24	mA
I _{SB2}		c CE power rent – CMOS	$V_{CC} = 3.6 \text{ V},$ $\overline{CE} \ge V_{CC} - 0.2$ $V_{IN} \ge V_{CC} - 0.2$ $V_{IN} \le 0.2 \text{ V}, f = 0.2$		-	6	8	_	6	14	mA

Document Number: 001-95423 Rev. *D

^{4.} $V_{IL(min)}$ = -2.0 V and $V_{IH(max)}$ = V_{CC} + 2 V for pulse durations of less than 20 ns.



Capacitance


Parameter [5]	Description	Test Conditions	All Packages	Unit
C _{IN}	Input capacitance	$T_A = 25 ^{\circ}\text{C}$, $f = 1 \text{MHz}$, $V_{CC} = V_{CC(typ)}$	10	pF
C _{OUT}	I/O capacitance		10	pF

Thermal Resistance

Param	eter ^[5]	Description	Description Test Conditions			
Θ_{JA}			Still air, soldered on a 3 × 4.5 inch, four-layer printed circuit board	30.68	66.82	°C/W
$\Theta_{\sf JC}$		Thermal resistance (junction to case)		14.83	15.97	°C/W

AC Test Loads and Waveforms

Figure 3. AC Test Loads and Waveforms [6]



Parameters	3.0 V	Unit
R1	317	Ω
R2	351	Ω
V _{TH}	1.5	V
V _{HIGH}	3	V

- 5. Tested initially and after any design or process change that may affect these parameters.
 6. Full-device AC operation assumes a 100-µs ramp time from 0 to V_{CC(min)} and a 100-µs wait time after V_{CC} stabilization.




Data Retention Characteristics

Over the Operating Range

Parameter	Description	Conditions	Autom	otive-A	Autom	- Unit	
Parameter	Description	Conditions	Min Max		Min	Max	
V_{DR}	V _{CC} for data retention	_	1	-	1	_	V
I _{CCDR}	Data retention current	$V_{CC} = 1.2 \text{ V}, \overline{CE} \ge V_{CC} - 0.2 \text{ V},$ $V_{IN} \ge V_{CC} - 0.2 \text{ V or } V_{IN} \le 0.2 \text{ V}$	-	8	_	14	mA
t _{CDR} ^[7]	Chip deselect to data retention time	_	0	-	0	_	ns
t _R ^[7, 8]	Operation recovery time	V _{CC} ≥ 2.2 V, t _{AA} = 10ns	10	-	10	-	ns
I'R'	Operation recovery time	V _{CC} ≥ 2.2 V, t _{AA} = 12ns	_	_	12	_	ns

Data Retention Waveform

Figure 4. Data Retention Waveform^[8]



Notes
7. These parameters are guaranteed by design.
8. Full-device operation requires linear V_{CC} ramp from V_{DR} to $V_{CC(min.)} \ge 100~\mu s$ or stable at $V_{CC(min.)} \ge 100~\mu s$.



AC Switching Characteristics

Over the Operating Range

Parameter [9]	Description	10 ns (Aut Autom	tomotive-A/ otive-E)	12 ns (Aut	Unit	
	·	Min	Max	Min	Max	
Read Cycle						
t _{RC}	Read cycle time	10	_	12	-	ns
t _{AA}	Address to data	_	10	-	12	ns
t _{OHA}	Data	3	_	3	-	ns
t _{ACE}	CE LOW to data [10]	_	10	-	12	ns
t _{DOE}	OE LOW to data	_	4.5	_	7	ns
t _{LZOE}	OE LOW to low impedance [10, 11]	0	_	0	_	ns
t _{HZOE}	OE HIGH to HI-Z [10, 11]	_	5	_	6	ns
t _{LZCE}	CE LOW to low impedance [10, 10, 11]	3	_	3	_	ns
t _{HZCE}	CE HIGH to HI-Z [10, 10, 11]	_	5	_	6	ns
t _{PU}	CE LOW to power up [10, 11]	0	_	0	_	ns
t _{PD}	CE HIGH to power down [10, 11]	_	10	-	12	ns
t _{DBE}	Byte enable to data valid	_	4.5	-	7	ns
t _{LZBE}	Byte enable to low impedance ^[11]	0	_	0	_	ns
t _{HZBE}	Byte disable to HI-Z ^[11]	_	6	-	6	ns
Write Cycle [12	, 13]	<u> </u>	u.	•	•	
t _{WC}	Write cycle time	10	_	12	_	ns
t _{SCE}	CE LOW to write end [10]	7	_	8	_	ns
t _{AW}	Address setup to write end	7	_	8	_	ns
t _{HA}	Address hold from write end	0	_	0	_	ns
t _{SA}	Address setup to write start	0	_	0	_	ns
t _{PWE}	WE pulse width	7	_	8	_	ns
t _{SD}	Data setup to write end	5	_	6	-	ns
t _{HD}	Data hold from write end	0	_	0	-	ns
t _{LZWE}	WE HIGH to low impedance [10, 11]	3	_	3	-	ns
t _{HZWE}	WE LOW to HI-Z [10, 11]	_	5	-	6	ns
t _{BW}	Byte Enable to write end	7	_	8	_	ns

^{9.} Test conditions assume a signal transition time (rise/fall) of 3 ns or less, timing reference levels of 1.5 V (for V_{CC} ≥ 3 V) and V_{CC}/2 (for V_{CC} < 3 V), and input pulse levels of 0 to 3 V (for V_{CC} ≥ 3 V) and 0 to V_{CC} (for V_{CC} < 3 V). Test conditions for the read cycle use output loading shown in part (a) of Figure 3 on page 5, unless specified otherwise.
10. t_{HZCE}, t_{HZWE}, t_{HZWE}, t_{HZWE}, t_{HZWE}, t_{LZCE}, t_{LZWE}, and t_{LZBE} are specified with a load capacitance of 5 pF as in (b) of Figure 3 on page 5. Transition is measured ±200 mV from steady state voltage.
11. These parameters are guaranteed by design and are not tested.
12. The internal write time of the memory is defined by the overlap of WE = V_{IL}, CE = V_{IL} and BHE or BLE = V_{IL}. These signals must be LOW to initiate a write, and the HIGH transition of any of these signals can terminate the operation. The input data setup and hold timing should be referenced to the edge of the signal that terminates the write.

^{13.} The minimum write cycle pulse width for Write Cycle No. 2 (WE Controlled, $\overline{\text{OE}}$ LOW) should be equal to sum of t_{ND} and t_{HZWE} .



Switching Waveforms

Figure 5. Read Cycle No. 1 of CY7C1011G (Address Transition Controlled) [14, 15]





Figure 6. Read Cycle No. 2 (OE Controlled) [15]



^{14.} The device is continuously selected, \overline{OE} = V_{IL} , \overline{CE} = V_{IL} , \overline{BHE} or \overline{BLE} or both = V_{IL} . 15. \overline{WE} is HIGH for read cycle.




Switching Waveforms (continued)

DATA I/O

Figure 7. Write Cycle No. 1 (CE Controlled) [16, 17, 18] **ADDRESS** WE BHE/

Figure 8. Write Cycle No. 2 (WE Controlled, OE LOW) [16, 17, 18, 19]

DATA_{IN} VALID



- 16. Address valid prior to or coincident with $\overline{\text{CE}}$ LOW transition.
- 17. The internal write time of the memory is defined by the overlap of WE = V_{IL}, CE = V_{IL} and BHE or BLE = V_{IL}. These signals must be LOW to initiate a write, and the HIGH transition of any of these signals can terminate the operation. The input data setup and hold timing should be referenced to the edge of the signal that terminates
- 18. Data I/O is in HI-Z state if $\overline{CE} = V_{IH}$, or $\overline{OE} = V_{IH}$ or \overline{BHE} , and/or $\overline{BLE} = V_{IH}$.

 19. The minimum write cycle pulse width should be equal to sum of t_{SD} and t_{HZWE} .



Switching Waveforms (continued)

Figure 9. Write Cycle No. 3 (BLE or BHE Controlled) [20, 21]





Figure 10. Write Cycle No. 4 (WE Controlled) [20, 21, 22]



- 20. The internal write time of the memory is defined by the overlap of WE = V_{IL}, CE = V_{IL} and BHE or BLE = V_{IL}. These signals must be LOW to initiate a write, and the HIGH transition of any of these signals can terminate the operation. The input data setup and hold timing should be referenced to the edge of the signal that terminates the write.
- 21. Data I/O is in HI-Z state if $\overline{CE} = V_{IH}$, or $\overline{OE} = V_{IH}$ or \overline{BHE} , and/or $\overline{BLE} = V_{IH}$. 22. Data I/O is high impedance if $\overline{OE} = V_{IH}$.
- 23. During this period the I/Os are in output state. Do not apply input signals.



Truth Table


CE	ŌE	WE	BLE	BHE	I/O ₀ –I/O ₇	I/O ₈ -I/O ₁₅	Mode	Power
Н	Х	Х	Х	Х	HI-Z	HI-Z	Power-down	Standby (I _{SB})
L	L	Н	L	L	Data out	Data out	Read all bits	Active (I _{CC})
L	L	Н	L	Н	Data out	HI-Z	Read lower bits only	Active (I _{CC})
L	L	Н	Н	L	HI-Z	Data out	Read upper bits only	Active (I _{CC})
L	Х	L	L	L	Data in	Data in	Write all bits	Active (I _{CC})
L	Х	L	L	Н	Data in	HI-Z	Write lower bits only	Active (I _{CC})
L	Х	L	Н	L	HI-Z	Data in	Write upper bits only	Active (I _{CC})
L	Н	Н	Х	Х	HI-Z	HI-Z	Selected, outputs disabled	Active (I _{CC})



Ordering Information

Speed (ns)	Ordering Code	Voltage Range	Package Diagram	Package Type (All Pb-free)	Operating Range
10	CY7C1011G30-10ZSXA	2.2 V-3.6 V	51-85087	44-pin TSOP II	Automotive-A
	CY7C1011G30-10ZSXAT	2.2 V-3.6 V	51-85087	44-pin TSOP II, Tape & Reel	Automotive-A
	CY7C1011G30-10BAJXE	2.2 V-3.6 V	001-85259	48-ball VFBGA	Automotive-E
	CY7C1011G30-10BAJXET	2.2 V-3.6 V	001-85259	48-ball VFBGA, Tape & Reel	Automotive-E
12	CY7C1011G30-12ZSXE	2.2 V-3.6 V	51-85087	44-pin TSOP II	Automotive-E
	CY7C1011G30-12ZSXET	2.2 V-3.6 V	51-85087	44-pin TSOP II, Tape & Reel	Automotive-E


Ordering Code Definitions





Package Diagrams

Figure 11. 48-ball VFBGA (6 × 8 × 1.2 mm) BA48M/BK48M (0.35 mm Ball Diameter) Package Outline, 001-85259




001-85259 *A



Package Diagrams (continued)

Figure 12. 44-pin TSOP Z44-II Package Outline, 51-85087





Acronyms

Acronym	Description				
BHE	Byte High Enable				
BLE	Byte Low Enable				
CE	Chip Enable				
CMOS	Complementary Metal Oxide Semiconductor				
I/O	Input/Output				
ŌĒ	Output Enable				
SRAM	Static Random Access Memory				
TSOP	Thin Small Outline Package				
TTL	Transistor-Transistor Logic				
VFBGA	Very Fine-Pitch Ball Grid Array				
WE	Write Enable				

Document Conventions

Units of Measure

Symbol	Unit of Measure				
°C	degrees Celsius				
MHz	megahertz				
μΑ	microampere				
μS	microsecond				
mA	milliampere				
mm	millimeter				
ns	nanosecond				
Ω	ohm				
%	percent				
pF	picofarad				
V	volt				
W	watt				



Document History Page

ocument Title: CY7C1011G Automotive, 2-Mbit (128K words × 16-bit) Static RAM with Error-Correcting Code (ECC) ocument Number: 001-95423						
Rev.	ECN No.	Orig. of Change	Submission Date	Description of Change		
*A	4998910	NILE	11/02/2015	Changed status from Preliminary to Final.		
*B	5024020	NILE	11/23/2015	Updated Ordering Information: Updated part numbers.		
*C	5692050	NILE	04/27/2017	Added 12 ns speed bin related information in all instances across the document. Updated Features: Added "AEC-Q100 qualified". Updated DC Electrical Characteristics: Removed details of V _{OH} parameter corresponding to "2.7 V to 3.6 V". Added details of V _{OH} parameter corresponding to "2.7 V to 3.0 V" and "3.0 V to 3.6 V". Updated Note 4 (Replaced "2 ns" with "20 ns"). Updated Ordering Information: Updated part numbers. Updated to new template. Completing Sunset Review.		
*D	5725360	NILE	05/03/2017	Updated Ordering Information: Updated part numbers.		



Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products

ARM® Cortex® Microcontrollers

Automotive

Clocks & Buffers

Interface

Internet of Things

Memory

Microcontrollers

Cypress.com/automotive

cypress.com/clocks

cypress.com/interface

cypress.com/iot

cypress.com/memory

cypress.com/mcu

PSoC cypress.com/psoc
Power Management ICs cypress.com/pmic
Touch Sensing cypress.com/touch
USB Controllers cypress.com/usb
Wireless Connectivity cypress.com/wireless

PSoC® Solutions

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP

Cypress Developer Community

Forums | WICED IOT Forums | Projects | Video | Blogs | Training | Components

Technical Support

cypress.com/support

© Cypress Semiconductor Corporation, 2015–2017. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to any Unintended Uses of Cypress products. You shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.

Document Number: 001-95423 Rev. *D Revised May 3, 2017 Page 17 of 17