

SN75ALS1177, SN75ALS1178 Dual Differential Drivers and Receivers

1 Features

- Meet or exceed standards TIA/EIA-422-B and TIA/EIA-485-A
- Designed for multipoint bus transmission on long bus lines in noisy environments
- Low supply-current requirement 50mA maximum
- Driver positive-and negative-current limiting
- Driver common-mode output voltage range of -7V to 12V
- Thermal shutdown protection driver 3-state outputs active-high enable
- Receiver common-mode input voltage range of -12V to 12V
- Receiver input sensitivity: $\pm 200\text{mV}$
- Receiver hysteresis: 50mV typical
- Receiver high input impedance: $12\text{k}\Omega$ minimum
- Receiver 3-state outputs active-low enable for SN75ALS1177 only
- Operate from single 5V supply

2 Applications

- Motor Drives
- Factory Automation
- Building Automation

3 Description

The SN75ALS1177 and SN75ALS1178 dual differential drivers and receivers are integrated circuits designed for bidirectional data communication on multipoint bus transmission lines. The devices are designed for balanced transmission lines, and meet standards TIA/EIA-422-B and TIA/EIA-485-A.

The SN75ALS1177 combines dual 3-state differential line drivers and dual 3-state differential input line receivers, both of which operate from a single 5V power supply. The drivers and receivers have active-high and active-low enables, respectively, which can be externally connected together to function as direction control. The SN75ALS1178 drivers each have an individual active-high enable. Fail-safe design ensures that when the receiver inputs are open, the receiver outputs are always high.


The SN75ALS1177 and SN75ALS1178 are characterized for operation from 0°C to 70°C.

Package Options




PART NUMBER	PACKAGE ⁽¹⁾	PACKAGE SIZE ⁽²⁾
SN75ALS1177	SOP (NS, 16)	10.2mm × 7.8mm
SN75ALS1178	PDIP (N, 16)	19.3mm × 9.4mm

(1) For more information, see [Section 10](#).

(2) The package size (length × width) is a nominal value and includes pins, where applicable.



Logic Symbol[†]



Logic Diagram (Positive Logic)

[†] These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.




An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, intellectual property matters and other important disclaimers. PRODUCTION DATA.

Table of Contents


1 Features	1	7.1 Device Functional Modes.....	11
2 Applications	1	8 Device and Documentation Support	13
3 Description	1	8.1 Documentation Support.....	13
4 Pin Configuration and Functions	3	8.2 Receiving Notification of Documentation Updates.....	13
5 Specifications	5	8.3 Support Resources.....	13
5.1 Absolute Maximum Ratings.....	5	8.4 Trademarks.....	13
5.2 Recommended Operating Conditions.....	5	8.5 Electrostatic Discharge Caution.....	13
5.3 Thermal Information.....	5	8.6 Glossary.....	13
5.4 Driver Section.....	6	9 Revision History	13
5.5 Receiver Section.....	7	10 Mechanical, Packaging, and Orderable Information	13
6 Parameter Measurement Information	8		
7 Detailed Description	11		

4 Pin Configuration and Functions



**Figure 4-1. SN75ALS1177: N or NS Package
(Top View)**

PIN			TYPE	DESCRIPTION
NAME	SO	TSSOP		
1A	2	2	I	RS422 differential input (non-inverting) to receiver 1
2A	6	6	I	RS422 differential input (non-inverting) to receiver 2
1B	1	1	I	RS422 differential input (inverting) to receiver 1
2B	7	7	I	RS422 differential input (inverting) to receiver 2
1D	15	15	I	Logic data input to RS422 driver 1
2D	9	9	I	Logic data input to RS422 driver 2
DE	12	12	I	Driver enable (active high)
GND	8	8	—	Device ground pin
1R	3	3	O	Logic data output of RS422 receiver 1
2R	5	5	O	Logic data output of RS422 receiver 2
RE	4	4	I	Receiver enable pin (active low)
V _{CC}	16	16	—	Power supply
1Y	14	14	O	RS-422 differential (non-inverting) driver output 1
2Y	10	10	O	RS-422 differential (non-inverting) driver output 2
1Z	13	13	O	RS-422 differential (inverting) driver output 1
2Z	11	11	O	RS-422 differential (inverting) driver output 2



**Figure 4-2. SN75ALS1178: N or NS Package
(Top View)**

PIN#			TYPE	DESCRIPTION
NAME	SO	TSSOP		
1A	2	2	I	RS422 differential input (non-inverting) to receiver 1
2A	6	6	I	RS422 differential input (non-inverting) to receiver 2
1B	1	1	I	RS422 differential input (inverting) to receiver 1
2B	7	7	I	RS422 differential input (inverting) to receiver 2
1D	15	15	I	Logic data input to RS422 driver 1
2D	9	9	I	Logic data input to RS422 driver 2
1DE	4	4	I	Driver 1 enable (active high)
2DE	12	12	I	Driver 2 enable (active high)
GND	8	8	—	Device ground
1R	3	3	O	Logic data output of RS422 receiver 1
2R	5	5	O	Logic data output of RS422 receiver 2
V _{CC}	16	16	—	Power supply
1Y	14	14	O	RS-422 differential (non-inverting) driver output 1
2Y	10	10	O	RS-422 differential (non-inverting) driver output 2
1Z	13	13	O	RS-422 differential (non-inverting) driver output 1
2Z	11	11	O	RS-422 differential (non-inverting) driver output 2

5 Specifications

5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
V _{CC}	Supply voltage, (see ⁽²⁾)		7	V
V _I	Input voltage, (DE, \overline{RE} , and D inputs)		7	V
V _O	Output voltage range, drivers	-9	14	V
	Input voltage range, receiver	-14	14	V
	Receiver differential-input voltage range, (see ⁽³⁾)	-14	14	V
	Receiver low-level output current		50	mA
	Lead temperature 1.6 mm (1/16 inch) from case for 10 seconds		260	°C
T _{stg}	Storage temperature range	-65	150	°C

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values, except differential input voltage, are with respect to the network ground terminal.

(3) Differential input voltage is measured at the noninverting terminal with respect to the inverting terminal.

5.2 Recommended Operating Conditions

		MIN	NOM	MAX	UNIT
V _{CC}	Supply voltage	4.75	5	5.25	V
V _{ID}	Differential input voltage	Receiver		±12	V
V _{OC}	Common-mode output voltage	Driver	-7 ⁽¹⁾	12	V
V _{IC}	Common-mode input voltage	Receiver		±12	V
V _{IH}	High-level input voltage	DE, \overline{RE} , D	2		V
V _{IL}	Low-level input voltage	DE, \overline{RE} , D		0.8	V
I _{OH}	High-level output current	Driver		-60	mA
		Receiver		-400	µA
I _{OL}	Low - level out output current	Driver		60	mA
		Receiver		8	
T _A	Operating free-air temperature	0	70		°C

(1) The algebraic convention, where the less positive (more negative) limit is designated as minimum, is used in this data sheet for common-mode output and threshold voltage level only.

5.3 Thermal Information

THERMAL METRIC ⁽¹⁾		PDIP (N)	SO (NS)	UNIT
		16 Pins	16 Pins	
R _{θJA}	Junction-to-ambient thermal resistance (see ⁽²⁾)	60.6	88.5	°C/W
R _{θJB}	Junction-to-board thermal resistance	48.1	46.2	°C/W
Ψ _{JT}	Junction-to-top characterization parameter	40.6	50.7	°C/W
Ψ _{JB}	Junction-to-board characterization parameter	27.5	13.5	°C/W
R _{θJC(bot)}	Junction-to-case (bottom) thermal resistance	40.3	50.3	°C/W

(1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC package thermal metrics](#) application report.

(2) The package thermal impedance is calculated in accordance with JESD 51-7.

5.4 Driver Section

5.4.1 Electrical Characteristics

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER		TEST CONDITIONS			MIN	TYP ⁽¹⁾	MAX	UNIT
V_{IK}	Input clamp voltage	$I_I = -18 \text{ mA}$					-1.5	V
V_{OH}	High-level output voltage	$V_{IH} = 2V$,	$V_{IL} = 0.8V$,	$I_{OH} = -33\text{mA}$		3.3		V
V_{OL}	Low-level output voltage	$V_{IH} = 2V$,	$V_{IL} = 0.8V$,	$I_{OL} = 33\text{mA}$		1.1		V
$ V_{OD1} $	Differential output voltage	$I_O = 0$			1.5		6	V
$ V_{OD2} $	Differential output voltage	$V_{CC} = 5V$,	$R_L = 100\Omega$,	See Figure 6-1	$1/2V_{OD1}$ or $2^{(2)}$			V
		$R_L = 54\Omega$,	See Figure 6-1			1.5	2.5	5
$ V_{OD3} $	Differential output voltage	See Note 4			1.5		5	V
$\Delta V_{OD} $	Change in magnitude of differential output voltage (see Note 5)	$R_L = 54\Omega$ or 100Ω ,		See Figure 6-1			± 0.2	V
V_{OC}	Common-mode output voltage	$R_L = 54\Omega$ or 100Ω ,		See Figure 6-1	-1 ⁽³⁾		3	V
$\Delta V_{OC} $	Change in magnitude of common-mode output voltage (see Note 5)	$R_L = 54\Omega$ or 100Ω ,		See Figure 6-1			± 0.2	V
$I_{O(OFF)}$	Output current with power off	$V_{CC} = 0$,	$V_O = -7V$ to $12V$				± 100	μA
I_{OZ}	High-impedance-state output current	$V_O = -7V$ to $12V$					± 100	μA
I_{IH}	High-level input current	$V_{IH} = 2.7V$					100	μA
I_{IL}	Low-level input current	$V_{IL} = 0.4V$					-100	μA
I_{OS}	Short-circuit output current	$V_O = -7V$					-250	mA
		$V_O = V_{CC}$					250	
		$V_O = 12V$					250	
		$V_O = 0V$					150	
I_{CC}	Supply current (total package)	No load	Outputs enabled			35	50	mA
			Outputs disabled			20	50	

(1) All typical values are at $V_{CC} = 5V$ and $T_A = 25^\circ C$.

(2) The minimum V_{OD2} with a 100Ω load is either $1/2V_{OD1}$ or $2V$, whichever is greater.

(3) The algebraic convention, where the less positive (more negative) limit is designated as minimum, is used in this data sheet for common-mode output and threshold voltage levels only.

(4) See TIA/EIA-485-A [Figure 6-3](#).5, test termination measurement 2.

(5) $\Delta|V_{OD}|$ and $\Delta|V_{OC}|$ are the changes in magnitude of V_{OD} and V_{OC} , respectively, that occur when the input is changed from a high level to a low level.

5.4.2 Switching Characteristics

at $V_{CC} = 5V$, $T_A = 25^\circ C$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS			MIN	TYP	MAX	UNIT
t_{PLH}	Propagation delay time, high- to low-level output	$R_L = 60\Omega$, $C_{L1} = C_{L2} = 100\text{pF}$, See Figure 6-3			9	15	22	ns
t_{PHL}	Propagation delay time, low- to high-level output	$R_L = 60\Omega$, $C_{L1} = C_{L2} = 100\text{pF}$, See Figure 6-3			9	15	22	ns
t_{sk}	Output-to-output skew	$R_L = 60\Omega$, $C_{L1} = C_{L2} = 100\text{pF}$, See Figure 6-3			0	2	8	ns
t_{PZH}	Output enable time to high level	$C_L = 100\text{pF}$,	See Figure 6-4		30	35	50	ns
t_{PZL}	Output enable time to low level	$C_L = 100\text{pF}$,	See Figure 6-5		5	15	25	ns
t_{PHZ}	Output disable time from high level	$C_L = 15\text{pF}$,	See Figure 6-4		7	15	30	ns
t_{PLZ}	Output disable time from low level	$C_L = 15\text{pF}$,	See Figure 6-5		7	15	30	ns

5.5 Receiver Section

5.5.1 Electrical Characteristics

over recommended ranges of common-mode input voltage, supply voltage, and operating free-air temperature (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP ⁽¹⁾	MAX	UNIT
V_{IT+}	Positive-going input threshold voltage		$V_O = 2.7V$, $I_O = -0.4mA$			0.2	V
V_{IT-}	Negative-going input threshold voltage		$V_O = 0.5V$, $I_O = 8mA$	-0.2 ⁽²⁾			V
V_{hys}	Input hysteresis voltage ($V_{IT+} - V_{IT-}$)				50		mV
V_{IK}	Enable input clamp voltage	SN75ALS1177	$I_I = -18mA$			-1.5	V
V_{OH}	High-level output voltage		$V_{ID} = 200mV$, $I_{OH} = -400\mu A$, See Figure 6-2	2.7			V
V_{OL}	Low-level output voltage		$V_{ID} = 200mV$, $I_{OL} = 8mA$, See Figure 6-2			0.45	V
I_{OZ}	High-impedance-state output current	SN75ALS1177	$V_O = 0.4V$ to $2.4V$			± 20	μA
I_I	Line input current (see Note 6)		Other input at 0V	$V_I = 12V$ $V_I = -7V$		1 -0.8	mA
I_{IH}	High-level input current, RE	SN75ALS1177	$V_{IH} = 2.7V$			20	μA
I_{IL}	Low-level input current, RE	SN75ALS1177	$V_{IL} = 0.4V$			-100	μA
r_i	Input resistance				12		$k\Omega$
I_{OS}	Short-circuit output current		$V_O = 0V$, See Note 7	-15		-85	mA
I_{CC}	Supply current (total package)		No load, outputs enabled		35	50	mA

(1) All typical values are at $V_{CC} = 5V$ and $T_A = 25^\circ C$.

(2) The algebraic convention, where the less positive (more negative) limit is designated as minimum, is used in this data sheet for common-mode output and threshold voltage levels only.

(3) Refer to TIA/EIA-422-B, TIA/EIA-423-A, and TIA/EIA-485-A for exact conditions.

(4) Not more than one output should be shorted at a time.

5.5.2 Switching Characteristics

at $V_{CC} = 5V$, $T_A = 25^\circ C$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
t_{PLH}	Propagation delay time, low- to high-level output	$C_L = 15pF$, SN75ALS1177	See Figure 6-6	15	25	37	ns
t_{PHL}	Propagation delay time, high- to low-level output	$C_L = 15pF$, SN75ALS1177	See Figure 6-6	15	25	37	ns
t_{PZH}	Output enable time to high level	$C_L = 100pF$, SN75ALS1177	See Figure 6-7	10	20	30	ns
t_{PZL}	Output enable time to low level	$C_L = 100pF$, SN75ALS1177	See Figure 6-7	10	20	30	ns
t_{PHZ}	Output disable time from high level	$C_L = 15pF$, SN75ALS1177	See Figure 6-7	3.5	12	16	ns
t_{PLZ}	Output disable time from low level	$C_L = 15pF$, SN75ALS1177	See Figure 6-7	5	12	16	ns

6 Parameter Measurement Information




Figure 6-1. Driver Test Circuit, V_{OD} and V_{OC}






Figure 6-2. Receiver Test Circuit, V_{OH} and V_{OL}



DRIVER TEST CIRCUIT




DRIVER VOLTAGE WAVEFORMS


A. C_L includes probe and jig capacitance.

B. The pulse generator has the following characteristics: PRR \leq 1MHz, 50% duty cycle, $t_r \leq 10$ ns, $t_f \leq 10$ ns.

Figure 6-3. Driver Propagation Delay Times



DRIVER TEST CIRCUIT




DRIVER VOLTAGE WAVEFORMS


A. C_L includes probe and jig capacitance.

B. The pulse generator has the following characteristics: PRR \leq 1MHz, 50% duty cycle, $t_r \leq 10$ ns, $t_f \leq 10$ ns.

Figure 6-4. Driver Enable and Disable Times




DRIVER TEST CIRCUIT




DRIVER VOLTAGE WAVEFORMS

- A. C_L includes probe and jig capacitance.
- B. The pulse generator has the following characteristics: PRR $\leq 1\text{MHz}$, 50% duty cycle, $t_r \leq 10\text{ns}$, $t_f \leq 10\text{ns}$.

Figure 6-5. Driver Enable and Disable Times




RECEIVER TEST CIRCUIT




DRIVER VOLTAGE WAVEFORMS

- A. C_L includes probe and jig capacitance.
- B. The pulse generator has the following characteristics: PRR $\leq 1\text{MHz}$, 50% duty cycle, $t_r \leq 10\text{ns}$, $t_f \leq 10\text{ns}$.

Figure 6-6. Receiver Propagation Delay Times



RECEIVER TEST CIRCUIT



RECEIVER VOLTAGE WAVEFORMS

- A. C_L includes probe and jig capacitance.
- B. The pulse generator has the following characteristics: PRR \leq 1MHz, 50% duty cycle, $t_r \leq 10\text{ns}$, $t_f \leq 10\text{ns}$.

Figure 6-7. Receiver Output Enable and Disable Times

7 Detailed Description

7.1 Device Functional Modes

Table 7-1. SN75ALS1177, SN75ALS1178 Functional Table (Each Driver)

INPUT D	ENABLE DE	OUTPUTS ⁽¹⁾	
		Y	Z
H	H	H	L
L	H	L	H
X	L	Z	Z

Table 7-2. SN75ALS1177 Functional Table (Each Receiver)

DIFFERENTIAL A-B	ENABLE RE ⁽¹⁾	OUTPUT Y ⁽¹⁾
$V_{ID} \geq 0.2V$	L	H
$-0.2V < V_{ID} < 0.2V$	L	?
$V_{ID} \leq -0.2V$	L	L
X	H	Z
Open	L	H

Table 7-3. SN75ALS1178 Functional Table (Each Receiver)

DIFFERENTIAL A-B	OUTPUT Y ⁽¹⁾
$V_{ID} \geq 0.2V$	H
$-0.2V < V_{ID} < 0.2V$?
$V_{ID} \leq -0.2V$	L
Open	H

(1) H = High level, L = Low level, ? = Indeterminate, X = Irrelevant, Z = High impedance (off)




Figure 7-1. Equivalent Schematics




Figure 7-2. Schematics of Outputs

8 Device and Documentation Support

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed below.

8.1 Documentation Support

8.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

8.3 Support Resources

[E2E™ support forums](#) are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

8.4 Trademarks

E2E™ is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

8.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

8.6 Glossary

[TI Glossary](#)

This glossary lists and explains terms, acronyms, and definitions.

9 Revision History

Changes from Revision B (February 2001) to Revision C (February 2024)

Page

- Changed the numbering format for tables, figures, and cross-references throughout the document..... 1

10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
SN75ALS1177N	Active	Production	PDIP (N) 16	25 TUBE	Yes	NIPDAU	N/A for Pkg Type	0 to 70	SN75ALS1177N
SN75ALS1177N.A	Active	Production	PDIP (N) 16	25 TUBE	Yes	NIPDAU	N/A for Pkg Type	0 to 70	SN75ALS1177N
SN75ALS1177NSR	Active	Production	SOP (NS) 16	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	75ALS1177
SN75ALS1177NSR.A	Active	Production	SOP (NS) 16	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	75ALS1177
SN75ALS1178N	Active	Production	PDIP (N) 16	25 TUBE	Yes	NIPDAU	N/A for Pkg Type	0 to 70	SN75ALS1178N
SN75ALS1178N.A	Active	Production	PDIP (N) 16	25 TUBE	Yes	NIPDAU	N/A for Pkg Type	0 to 70	SN75ALS1178N
SN75ALS1178NSR	Active	Production	SOP (NS) 16	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	75ALS1178
SN75ALS1178NSR.A	Active	Production	SOP (NS) 16	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	75ALS1178

⁽¹⁾ **Status:** For more details on status, see our [product life cycle](#).

⁽²⁾ **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

⁽⁴⁾ **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.


⁽⁵⁾ **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.


Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


TAPE AND REEL INFORMATION


A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN75ALS1177NSR	SOP	NS	16	2000	330.0	16.4	8.1	10.4	2.5	12.0	16.0	Q1
SN75ALS1177NSR	SOP	NS	16	2000	330.0	16.4	8.1	10.4	2.5	12.0	16.0	Q1
SN75ALS1178NSR	SOP	NS	16	2000	330.0	16.4	8.1	10.4	2.5	12.0	16.0	Q1
SN75ALS1178NSR	SOP	NS	16	2000	330.0	16.4	8.1	10.4	2.5	12.0	16.0	Q1

TAPE AND REEL BOX DIMENSIONS


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN75ALS1177NSR	SOP	NS	16	2000	353.0	353.0	32.0
SN75ALS1177NSR	SOP	NS	16	2000	353.0	353.0	32.0
SN75ALS1178NSR	SOP	NS	16	2000	353.0	353.0	32.0
SN75ALS1178NSR	SOP	NS	16	2000	353.0	353.0	32.0

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (μm)	B (mm)
SN75ALS1177N	N	PDIP	16	25	506	13.97	11230	4.32
SN75ALS1177N.A	N	PDIP	16	25	506	13.97	11230	4.32
SN75ALS1178N	N	PDIP	16	25	506	13.97	11230	4.32
SN75ALS1178N.A	N	PDIP	16	25	506	13.97	11230	4.32

N (R-PDIP-T**)

16 PINS SHOWN

PLASTIC DUAL-IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).
 B. This drawing is subject to change without notice.

△ Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).


△ The 20 pin end lead shoulder width is a vendor option, either half or full width.



PACKAGE OUTLINE

SOP - 2.00 mm max height

SOP



4220735/A 12/2021

NOTES:


1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.

EXAMPLE BOARD LAYOUT


NS0016A

SOP - 2.00 mm max height

SOP



LAND PATTERN EXAMPLE
SCALE:7X



4220735/A 12/2021

NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.


6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

NS0016A

SOP - 2.00 mm max height

SOP



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE:7X

4220735/A 12/2021

NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
8. Board assembly site may have different recommendations for stencil design.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on [ti.com](#) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2025, Texas Instruments Incorporated