

# DS90LV001 800 Mbps LVDS Buffer

Check for Samples: DS90LV001

## **FEATURES**

- Single +3.3 V Supply
- LVDS Receiver Inputs Accept LVPECL Signals
- TRI-STATE Outputs
- Receiver Input Threshold < ±100 mV</li>
- Fast Propagation Delay of 1.4 ns (Typ)
- Low Jitter 800 Mbps Fully Differential Data Path
- 100 ps (Typ) of pk-pk Jitter with PRBS = 2<sup>23</sup>-1
   Data Pattern at 800 Mbps
- Compatible with ANSI/TIA/EIA-644-A LVDS Standard
- 8 pin SOIC and Space Saving (70%) WSON Package
- Industrial Temperature Range

#### DESCRIPTION

The DS90LV001 LVDS-LVDS Buffer takes an LVDS input signal and provides an LVDS output signal. In many large systems, signals are distributed across backplanes, and one of the limiting factors for system speed is the "stub length" or the distance between the transmission line and the unterminated receivers on individual cards. Although it is generally recognized that this distance should be as short as possible to maximize system performance, real-world packaging concerns often make it difficult to make the stubs as short as the designer would like.

The DS90LV001, available in the WSON package, will allow the receiver to be placed very close to the main transmission line, thus improving system performance.

A wide input dynamic range will allow the DS90LV001 to receive differential signals from LVPECL as well as LVDS sources. This will allow the device to also fill the role of an LVPECL-LVDS translator.

An output enable pin is provided, which allows the user to place the LVDS output in TRI-STATE.

The DS90LV001 is offered in two package options, an 8 pin WSON and SOIC.

## **Connection Diagram**





Figure 1. Top View See Package Number D (R-PDSO-G8), NGK0008A

## **Block Diagram**



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

All trademarks are the property of their respective owners.





# Absolute Maximum Ratings(1)

Supply Voltage (V <sub>CC</sub> )		-0.3V to +4V					
LVCMOS/LVTTL Input Voltage (EN)	$-0.3V$ to $(V_{CC} + 0.3V)$						
LVDS Receiver Input Voltage (IN+, IN-)	LVDS Receiver Input Voltage (IN+, IN-)						
LVDS Driver Output Voltage (OUT+, OUT-	-0.3V to +4V						
LVDS Output Short Circuit Current	Continuous						
Junction Temperature	+150°C						
Storage Temperature Range	−65°C to +150°C						
Lead Temperature Range Soldering (4 sec	.)	+260°C					
	D Package	726 mW					
Maximum Package Power Dissipation at	Derate D Package	5.8 mW/°C above +25°C					
25°C	NGK Package	2.44 W					
	Derate NGK Package	19.49 mW/°C above +25°C					
ECD Detire se	(HBM, 1.5kΩ, 100pF)	≥2.5kV					
ESD Ratings	(EIAJ, 0Ω, 200pF)	≥250V					

<sup>(1) &</sup>quot;Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be ensured. They are not meant to imply that the device should be operated at these limits. The table of "Electrical Characteristics" specifies conditions of device operation.

# **Recommended Operating Conditions**

	Min	Тур	Max	Units
Supply Voltage (V <sub>CC</sub> )	3.0	3.3	3.6	V
Receiver Input Voltage	0		V <sub>CC</sub>	V
Operating Free Air Temperature	-40	+25	+85	°C

Submit Documentation Feedback



## **Electrical Characteristics**

Over recommended operating supply and temperature ranges unless otherwise specified (1)(2)

Symbol	Parameter	C	onditions	Min	Тур	Max	Units
LVCMO	S/LVTTL DC SPECIFICATIONS (EN)						
V <sub>IH</sub>	High Level Input Voltage			2.0		V <sub>CC</sub>	V
V <sub>IL</sub>	Low Level Input Voltage			GND		0.8	V
I <sub>IH</sub>	High Level Input Current	V <sub>IN</sub> = 3.6V or 2.	.0V, V <sub>CC</sub> = 3.6V		+7	+20	μA
I <sub>IL</sub>	Low Level Input Current	V <sub>IN</sub> = GND or 0	$.8V, V_{CC} = 3.6V$		±1	±10	μΑ
$V_{CL}$	Input Clamp Voltage	I <sub>CL</sub> = −18 mA			-0.6	-1.5	V
LVDS O	UTPUT DC SPECIFICATIONS (OUT)			·	•	•	,
V <sub>OD</sub>	Differential Output Voltage	$R_L = 100\Omega$		250	325	450	mV
$\Delta V_{OD}$	Change in Magnitude of V <sub>OD</sub> for Complimentary Output States	Figure 2 and Fi	gure 3			20	mV
Vos	Offset Voltage	$R_L = 100\Omega$		1.080	1.19	1.375	V
ΔV <sub>OS</sub>	Change in Magnitude of V <sub>OS</sub> for Complimentary Output States	Figure 2				20	mV
l <sub>OZ</sub>	Output TRI-STATE Current	EN = 0V, V <sub>OUT</sub>	= V <sub>CC</sub> or GND		±1	±10	μA
I <sub>OFF</sub>	Power-Off Leakage Current	$V_{CC} = 0V, V_{OUT}$	= 3.6V or GND		±1	±10	μΑ
Ios	Output Short Circuit Current (3)	$EN = V_{CC}, V_{OU}$	<sub>T+</sub> and V <sub>OUT</sub> = 0V		-16	-24	mA
I <sub>OSD</sub>	Differential Output Short Circuit Current (3)	$EN = V_{CC}, V_{OD}$	= 0V		-7	-12	mA
LVDS R	ECEIVER DC SPECIFICATIONS (IN)						
$V_{TH}$	Differential Input High Threshold	$V_{CM} = +0.05V$ ,	+1.2V or +3.25V		0	+100	mV
$V_{TL}$	Differential Input Low Threshold			-100	0		mV
$V_{CMR}$	Common Mode Voltage Range	$V_{ID} = 100 \text{mV}, V$	$V_{CC} = 3.3V$	0.05		3.25	V
I <sub>IN</sub>	Input Current	$V_{IN} = +3.0V$	$V_{CC} = 3.6V \text{ or } 0V$		±1	±10	μA
		$V_{IN} = 0V$			±1	±10	μA
$\Delta I_{\text{IN}}$	Change in Magnitude of I <sub>IN</sub>	$V_{IN} = +3.0V$	V <sub>IN</sub> = +3.0V V <sub>CC</sub> = 3.6V or 0V		1	6	μA
		$V_{IN} = 0V$			1	6	μA
SUPPLY	CURRENT						
I <sub>CCD</sub>	Total Supply Current	$EN = V_{CC}, R_L =$	$100\Omega, C_{L} = 5 pF$		47	70	mA
I <sub>CCZ</sub>	TRI-STATE Supply Current	EN = 0V			22	35	mA

Current into device pins is defined as positive. Current out of device pins is defined as negative. All voltages are referenced to ground except  $V_{OD}$  and  $\Delta V_{OD}$ .

All typical are given for  $V_{CC}$  = +3.3V and  $T_A$  = +25°C, unless otherwise stated. Output short circuit current ( $I_{OS}$ ) is specified as magnitude only, minus sign indicates direction only.



#### AC Electrical Characteristics

Over recommended operating supply and temperature ranges unless otherwise specified<sup>(1)</sup>

Symbol	Parameter	Conditions	Min	Тур	Max	Units
t <sub>PHLD</sub>	Differential Propagation Delay High to Low	$R_L = 100\Omega$ , $C_L = 5pF$	1.0	1.4	2.0	ns
t <sub>PLHD</sub>	Differential Propagation Delay Low to High	Figure 4 and Figure 5	1.0	1.4	2.0	ns
t <sub>SKD1</sub>	Pulse Skew  t <sub>PLHD</sub> - t <sub>PHLD</sub>   <sup>(2)(3)</sup>			20	200	ps
t <sub>SKD3</sub>	Part to Part Skew <sup>(2)(4)</sup>			0	60	ps
t <sub>SKD4</sub>	Part to Part Skew <sup>(2)(5)</sup>				400	ps
t <sub>LHT</sub>	Rise Time <sup>(2)</sup>	$R_L = 100\Omega$ , $C_L = 5pF$	200	320	450	ps
t <sub>HLT</sub>	Fall Time <sup>(2)</sup>	Figure 4 and Figure 6	200	310	450	ps
t <sub>PHZ</sub>	Disable Time (Active High to Z)	$R_L = 100\Omega$ , $C_L = 5pF$		3	25	ns
t <sub>PLZ</sub>	Disable Time (Active Low to Z)	Figure 7 and Figure 8		3	25	ns
t <sub>PZH</sub>	Enable Time (Z to Active High)			25	45	ns
t <sub>PZL</sub>	Enable Time (Z to Active Low)			25	45	ns
t <sub>DJ</sub>	LVDS Data Jitter, Deterministic (Peak-to-Peak) <sup>(6)</sup>	V <sub>ID</sub> = 300mV; PRBS = 2 <sup>23</sup> - 1 data; V <sub>CM</sub> = 1.2V at 800Mbps (NRZ)		100	135	ps
t <sub>RJ</sub>	LVDS Clock Jitter, Random <sup>(6)</sup>	$V_{ID}$ = 300mV; $V_{CM}$ = 1.2V at 400MHz clock		2.2	3.5	ps

- (1) All typical are given for V<sub>CC</sub> = +3.3V and T<sub>A</sub> = +25°C, unless otherwise stated.
   (2) The parameters are ensured by design. The limits are based on statistical analysis of the device performance over the PVT (process, voltage and temperature) range.
- $t_{SKD1}$ ,  $|t_{PLHD} t_{PHLD}|$ , is the magnitude difference in differential propagation delay time between the positive going edge and the negative going edge of the same channel.
- t<sub>SKD3</sub>, Part to Part Skew, is defined as the difference between the minimum and maximum specified differential propagation delays. This specification applies to devices at the same V<sub>CC</sub> and within 5°C of each other within the operating temperature range.
- t<sub>SKD4</sub>, Part to Part Skew, is the differential channel-to- channel skew of any event between devices. This specification applies to devices over recommended operating temperature and voltage ranges, and across process distribution. t<sub>SKD4</sub> is defined as |Max - Min| differential propagation delay.
- The parameters are ensured by design. The limits are based on statistical analysis of the device performance over the PVT range with the following test equipment setup: HP8133A (pattern pulse generator), 5 feet of RG142B cable with DUT test board and HP83480A (digital scope mainframe) with HP83484A (50GHz scope module). The HP8133A with RG142B cable exhibit a  $t_{DJ}$  = 21ps and  $t_{RJ}$  = 1.8ps.

Submit Documentation Feedback



# **DC Test Circuits**




Figure 2. Differential Driver DC Test Circuit




Figure 3. Differential Driver Full Load DC Test Circuit

# **AC Test Circuits and Timing Diagrams**




Figure 4. LVDS Output Load




Figure 5. Propagation Delay Low-to-High and High-to-Low

Copyright © 2001–2013, Texas Instruments Incorporated Submit Documentation Feedback

Product Folder Links: DS90LV001






Figure 6. LVDS Output Transition Time




Figure 7. TRI-STATE Delay Test Circuit




Figure 8. Output active to TRI-STATE and TRI-STATE to active output time




# **DS90LV001 Pin Descriptions (SOIC and WSON)**


Pin Name	Pin #	Input/Output	Description
GND	1	Р	Ground
IN -	2	I	Inverting receiver LVDS input pin
IN+	3	I	Non-inverting receiver LVDS input pin
NC	4		No Connect
$V_{CC}$	5	Р	Power Supply, 3.3V ± 0.3V.
OUT+	6	0	Non-inverting driver LVDS output pin
OUT -	7	0	Inverting driver LVDS output pin
EN	8	I	Enable pin. When EN is LOW, the driver is disabled and the LVDS outputs are in TRI-STATE. When EN is HIGH, the driver is enabled. LVCMOS/LVTTL levels.
DAP	NA	NA	Die Attach Pad or DAP (WSON Package only). The DAP is NOT connected to the device GND nor any other pin. It is still recommended to connect the DAP to a GND plane of a PCB for enhenced heat dissipation.

# **TYPICAL APPLICATIONS**

# **Backplane Stub-Hider Application**



# **Cable Repeater Application**






#### APPLICATION INFORMATION

#### MODE OF OPERATION

The DS90LV001 can be used as a "stub-hider." In many systems, signals are distributed across backplanes, and one of the limiting factors for system speed is the "stub length" or the distance between the transmission line and the unterminated receivers on the individual cards. Although it is generally recognized that this distance should be as short as possible to maximize system performance, real-world packaging concerns and PCB designs often make it difficult to make the stubs as short as the designer would like. The DS90LV001, available in the WSON package, can improve system performance by allowing the receiver to be placed very close to the main transmission line either on the backplane itself or very close to the connector on the card. Longer traces to the LVDS receiver may be placed after the DS90LV001. This very small WSON package is a 75% space savings over the SOIC package.

#### **INPUT FAILSAFE**

The receiver inputs of the DS90LV001 do not have internal failsafe biasing. For point-to-point and multidrop applications with a single source, failsafe biasing may not be required. When the driver is off, the link is in-active. If failsafe biasing is required, this can be accomplished with external high value resistors. Using the equations in the LVDS Owner"s Manual Chapter 4, the IN+ should be pull to  $V_{CC}$  (3.3V) with 20k $\Omega$  and the IN- should be pull to GND with 12k $\Omega$ . This provides a slight positive differential bias, and sets a known HIGH state on the link with a minimum amount of distortion.



#### PCB LAYOUT AND POWER SYSTEM BYPASS

Circuit board layout and stack-up for the DS90LV001 should be designed to provide noise-free power to the device. Good layout practice also will separate high frequency or high level inputs and outputs to minimize unwanted stray noise pickup, feedback and interference. Power system performance may be greatly improved by using thin dielectrics (4 to 10 mils) for power/ground sandwiches. This increases the intrinsic capacitance of the PCB power system which improves power supply filtering, especially at high frequencies, and makes the value and placement of external bypass capacitors less critical. External bypass capacitors should include both RF ceramic and tantalum electrolytic types. RF capacitors may use values in the range 0.01  $\mu F$  to 0.1  $\mu F$ . Tantalum capacitors may be in the range 2.2  $\mu F$  to 10  $\mu F$ . Voltage rating for tantalum capacitors should be at least 5X the power supply voltage being used. It is recommended practice to use two vias at each power pin of the DS90LV001 as well as all RF bypass capacitor terminals. Dual vias reduce the interconnect inductance by up to half, thereby reducing interconnect inductance and extending the effective frequency range of the bypass components.

Submit Documentation Feedback


www.ti.com

The outer layers of the PCB may be flooded with additional ground plane. These planes will improve shielding and isolation as well as increase the intrinsic capacitance of the power supply plane system. Naturally, to be effective, these planes must be tied to the ground supply plane at frequent intervals with vias. Frequent via placement also improves signal integrity on signal transmission lines by providing short paths for image currents which reduces signal distortion. The planes should be pulled back from all transmission lines and component mounting pads a distance equal to the width of the widest transmission line or the thickness of the dielectric separating the transmission line from the internal power or ground plane(s) whichever is greater. Doing so minimizes effects on transmission line impedances and reduces unwanted parasitic capacitances at component mounting pads.

There are more common practices which should be followed when designing PCBs for LVDS signaling. Please see application note AN-1108 for guidelines. In addition, application note AN-1187 has additional information specifically related to WSON recommendations.



# **Typical Performance Curves**










Figure 11.





#### Differential Output Short Circuit Current vs Power Supply Voltage








Submit Documentation Feedback




## Typical Performance Curves (continued)












Figure 18.





Figure 20.




## Typical Performance Curves (continued)

#### Differential Propagation Delay vs Power Supply Voltage




- Power Supply Voltage (V) Figure 21.

#### Differential Skew vs Power Supply Voltage



- Power Supply Voltage (V) Figure 23.

#### Transition Time vs Power Supply Voltage



V<sub>CC</sub> - Power Supply Voltage (V) **Figure 25.** 

#### Differential Propagation Delay vs Ambient Temperature




Figure 22.

#### Differential Skew vs Ambient Temperature




Figure 24.

# Transition Time vs





Figure 26.




## Typical Performance Curves (continued)

#### Differential Propagation Delay vs Differential Input Voltage




# Peak-to-Peak Output Jitter at V<sub>CM</sub> = 0.4V vs Differential Input Voltage




## Figure 29.

# Peak-to-Peak Output Jitter at V<sub>CM</sub> = 1.2V vs Differential Input Voltage



#### Differential Propagation Delay vs Common-Mode Voltage






Figure 30.

# Peak-to-Peak Output Jitter at V<sub>CM</sub> = 1.2V vs Ambient Temperature




Figure 32.

# SNLS067E - JANUARY 2001 - REVISED APRIL 2013



# **REVISION HISTORY**

Cł	nanges from Revision D (April 2013) to Revision E	Pa	ıge
•	Changed layout of National Data Sheet to TI format		13

www.ti.com 24-Jul-2025

#### PACKAGING INFORMATION

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	RoHS	Lead finish/	MSL rating/	Op temp (°C)	Part marking
	(1)	(2)			(3)	Ball material	Peak reflow		(6)
						(4)	(5)		
DS90LV001TLD/NOPB	Active	Production	WSON (NGK)   8	1000   SMALL T&R	Yes	SN	Level-3-260C-168 HR	-40 to 85	001
DS90LV001TLD/NOPB.A	Active	Production	WSON (NGK)   8	1000   SMALL T&R	Yes	SN	Level-3-260C-168 HR	-40 to 85	001
DS90LV001TLDX/NOPB	Active	Production	WSON (NGK)   8	4500   LARGE T&R	Yes	SN	Level-3-260C-168 HR	-40 to 85	001
DS90LV001TLDX/NOPB.A	Active	Production	WSON (NGK)   8	4500   LARGE T&R	Yes	SN	Level-3-260C-168 HR	-40 to 85	001
DS90LV001TM/NOPB	Active	Production	SOIC (D)   8	95   TUBE	Yes	SN	Level-1-260C-UNLIM	-40 to 85	LV001
									TM
DS90LV001TM/NOPB.A	Active	Production	SOIC (D)   8	95   TUBE	Yes	SN	Level-1-260C-UNLIM	-40 to 85	LV001
									TM
DS90LV001TM/NOPB.B	Active	Production	SOIC (D)   8	95   TUBE	-	SN	Level-1-260C-UNLIM	-40 to 85	LV001
									TM
DS90LV001TMX/NOPB	Active	Production	SOIC (D)   8	2500   LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 85	LV001
			. , ,	·					TM
DS90LV001TMX/NOPB.A	Active	Production	SOIC (D)   8	2500   LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 85	LV001
									TM

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.



# **PACKAGE OPTION ADDENDUM**

www.ti.com 24-Jul-2025


Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 1-Aug-2025

# TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
DS90LV001TLD/NOPB	WSON	NGK	8	1000	177.8	12.4	3.3	3.3	1.0	8.0	12.0	Q1
DS90LV001TLDX/NOPB	WSON	NGK	8	4500	330.0	12.4	3.3	3.3	1.0	8.0	12.0	Q1
DS90LV001TMX/NOPB	SOIC	D	8	2500	330.0	12.4	6.5	5.4	2.0	8.0	12.0	Q1

www.ti.com 1-Aug-2025




## \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
DS90LV001TLD/NOPB	WSON	NGK	8	1000	367.0	367.0	35.0
DS90LV001TLDX/NOPB	WSON	NGK	8	4500	356.0	356.0	36.0
DS90LV001TMX/NOPB	SOIC	D	8	2500	367.0	367.0	35.0

# **PACKAGE MATERIALS INFORMATION**


www.ti.com 1-Aug-2025

# **TUBE**



\*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
DS90LV001TM/NOPB	D	SOIC	8	95	495	8	4064	3.05
DS90LV001TM/NOPB.A	D	SOIC	8	95	495	8	4064	3.05
DS90LV001TM/NOPB.B	D	SOIC	8	95	495	8	4064	3.05





SMALL OUTLINE INTEGRATED CIRCUIT



# NOTES:

- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated