
# TLV2721, TLV2721Y Advanced LinCMOS™ RAIL-TO-RAIL VERY LOW-POWER SINGLE OPERATIONAL AMPLIFIERS

SLOS197A - AUGUST1997 - REVISED MARCH 2001

- Output Swing Includes Both Supply Rails
- Low Noise . . . 19 nV/ $\sqrt{Hz}$  Typ at f = 1 kHz
- Low Input Bias Current . . . 1 pA Typ
- Fully Specified for Single-Supply 3-V and 5-V Operation
- Very Low Power . . . 110 μA Typ
- Common-Mode Input Voltage Range Includes Negative Rail
- Wide Supply Voltage Range 2.7 V to 10 V
- Macromodel Included



# description

The TLV2721 is a single low-voltage operational amplifier available in the SOT-23 package. It offers a compromise between the ac performance and output drive of the TLV2731 and the micropower TLV2711.

It consumes only 150  $\mu$ A (max) of supply current and is ideal for battery-powered applications. The device exhibits rail-to-rail output performance for increased dynamic range in single- or split-supply applications. The TLV2721 is fully characterized at 3 V and 5 V and is optimized for low-voltage applications.

The TLV2721, exhibiting high input impedance and low noise, is excellent for small-signal conditioning for high-impedance sources, such as piezoelectric transducers. Because of the micropower dissipation levels combined with 3-V operation, these devices work well in hand-held monitoring and remote-sensing applications. In addition, the rail-to-rail output feature with single or split supplies makes this family a great choice when interfacing with analog-to-digital converters (ADCs).

With a total area of 5.6mm<sup>2</sup>, the SOT-23 package only requires one third the board space of the standard 8-pin SOIC package. This ultra-small package allows designers to place single amplifiers very close to the signal source, minimizing noise pick-up from long PCB traces.

### **AVAILABLE OPTIONS**

т.	V <sub>IO</sub> max AT 25°C	PACKAGED DEVICES	SYMBOL	CHIP FORM‡
T <sub>A</sub>	VIOIIIAX AT 25 C	SOT-23 (DBV) <sup>†</sup>	STWIBOL	(Y)
0°C to 70°C	3 mV	TLV2721CDBV	VAKC	TI V2721Y
-40°C to 85°C	3 mV	TLV2721IDBV	VAKI	ILVZ/ZII

<sup>†</sup> The DBV package available in tape and reel only.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


Advanced LinCMOS is a trademark of Texas Instruments.



<sup>‡</sup> Chip forms are tested at T<sub>A</sub> = 25°C only.


# TLV2721Y chip information

This chip, when properly assembled, displays characteristics similar to the TLV2721C. Thermal compression or ultrasonic bonding may be used on the doped-aluminum bonding pads. This chip may be mounted with conductive epoxy or a gold-silicon preform.





# equivalent schematic



COMPONENT COUNT						
Transistors	23					
Diodes	5					
Resistors	11					
Capacitors	2					

† Includes both amplifiers and all ESD, bias, and trim circuitry

# TLV2721, TLV2721Y Advanced LinCMOS™ RAIL-TO-RAIL VERY LOW-POWER SINGLE OPERATIONAL AMPLIFIERS

SLOS197A - AUGUST1997 - REVISED MARCH 2001

# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage, V <sub>DD</sub> (see Note 1)	12 V
Differential input voltage, V <sub>ID</sub> (see Note 2)	±V <sub>DD</sub>
Input voltage range, V <sub>I</sub> (any input, see Note 1)	
Input current, I <sub>I</sub> (each input)	±5 mA
Output current, I <sub>O</sub>	±50 mA
Total current into V <sub>DD+</sub>	±50 mA
Total current out of V <sub>DD</sub>	
Duration of short-circuit current (at or below) 25°C (see Note 3)	unlimited
Continuous total power dissipation	See Dissipation Rating Table
Operating free-air temperature range, T <sub>A</sub> : TLV2721C	
	40°C to 85°C
Storage temperature range, T <sub>stq</sub>	65°C to 150°C
Lead temperature 1.6 mm (1/16 inch) from case for 10 seconds: DBV packages	

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. All voltage values, except differential voltages, are with respect to V<sub>DD</sub>\_.
  - 2. Differential voltages are at the noninverting input with respect to the inverting input. Excessive current flows when input is brought below V<sub>DD</sub> = 0.3 V.
  - 3. The output can be shorted to either supply. Temperature and/or supply voltages must be limited to ensure that the maximum dissipation rating is not exceeded.

### **DISSIPATION RATING TABLE**

PACKAGE	$T_{\mbox{A}} \le 25^{\circ}\mbox{C}$ POWER RATING	DERATING FACTOR ABOVE T <sub>A</sub> = 25°C	T <sub>A</sub> = 70°C POWER RATING	T <sub>A</sub> = 85°C POWER RATING
DBV	150 mW	1.2 mW/°C	96 mW	78 mW

# recommended operating conditions

	TL	.V2721C	Τι	UNIT	
	MIN MAX		MIN	MAX	UNIT
Supply voltage, V <sub>DD</sub> (see Note 1)	2.7	10	2.7	10	V
Input voltage range, V <sub>I</sub>	$V_{DD-}$	V <sub>DD+</sub> -1.3	$V_{DD-}$	V <sub>DD+</sub> -1.3	V
Common-mode input voltage, V <sub>IC</sub>	$V_{DD-}$	V <sub>DD+</sub> -1.3	V <sub>DD</sub> _	V <sub>DD+</sub> -1.3	V
Operating free-air temperature, T <sub>A</sub>	0	70	-40	85	°C

NOTE 1: All voltage values, except differential voltages, are with respect to V<sub>DD</sub> -.



# electrical characteristics at specified free-air temperature, $V_{\mbox{\scriptsize DD}}$ = 3 V (unless otherwise noted)

	PARAMETER	TEST CONDITIONS TAT		Т	LV27210	;	TLV2721I			LIAUT			
	PARAMETER	TEST CON	DITIONS	'A'	MIN	TYP	MAX	MIN	TYP	MAX	UNIT		
VIO	Input offset voltage					0.5	3		0.5	3	mV		
αΛΙΟ	Temperature coefficient of input offset voltage			Full range		1			1		μV/°C		
	Input offset voltage long-term drift (see Note 4)	$V_{DD\pm} = \pm 1.5 \text{ V},$ $V_{O} = 0,$	$V_{IC} = 0$ , R <sub>S</sub> = 50 $\Omega$	25°C		0.003			0.003		μV/mo		
IIO	Input offset current			25°C		0.5	60		0.5	60	pА		
ilO	input onset current	]		Full range			150			150	PΛ		
I <sub>IB</sub>	Input bias current			25°C		1	60		1	60	pА		
'ID	mpat blad darront			Full range			150			150	P/ \		
VICR	Common-mode input	R <sub>S</sub> = 50 Ω,	V <sub> O</sub>   ≤5 mV	25°C	0 to 2	-0.3 to 2.2		0 to 2	-0.3 to 2.2		V		
TICK	voltage range	113 = 00 22,		Full range	0 to 1.7			0 to 1.7			v		
	18.1.1	$I_{OH} = -100 \mu A$		25°C		2.97			2.97				
Vон	High-level output voltage	I <sub>OH</sub> = -400 μA		25°C		2.88			2.88		V		
		ΙΟΗ = -400 μΑ		Full range	2.6			2.6					
	Low lovel output	$V_{IC} = 1.5 V,$	$I_{OL} = 50 \mu A$	25°C		15			15				
VOL	Low-level output voltage	V <sub>IC</sub> = 1.5 V,	I <sub>OL</sub> = 500 μA	25°C		150			150		mV		
		10,	.OL 000 park	Full range			500			500			
	Large-signal	V <sub>IC</sub> = 1.5 V,	$R_L = 2 k\Omega^{\ddagger}$	25°C	2	3		2	3				
AVD	differential voltage			$V_0 = 1 \text{ V to 2 V}$		Full range	1			1			V/mV
	amplification		$R_L = 1 M\Omega^{\ddagger}$	25°C		250			250				
r <sub>id</sub>	Differential input resistance			25°C		10 <sup>12</sup>			10 <sup>12</sup>		Ω		
r <sub>ic</sub>	Common-mode input resistance			25°C		10 <sup>12</sup>			1012		Ω		
c <sub>ic</sub>	Common-mode input capacitance	f = 10 kHz		25°C		6			6		pF		
z <sub>o</sub>	Closed-loop output impedance	f = 10 kHz,	A <sub>V</sub> = 10	25°C		90			90		Ω		
CMRR	Common-mode	$V_{IC} = 0 \text{ to } 1.7 \text{ V},$		25°C	70	82		70	82		dB		
CIVIKK	rejection ratio	V <sub>O</sub> = 1.5 V,	$R_S = 50 \Omega$	Full range	65			65			uБ		
ksvr	Supply voltage rejection ratio	$V_{DD} = 2.7 \text{ V to 8}$		25°C	80	95		80	95		dB		
	$(\Delta V_{DD} / \Delta V_{IO})$	VIC = VDD/2,	c = V <sub>DD</sub> /2, No load Full r	Full range	80			80					
I <sub>DD</sub>	Supply current	V <sub>O</sub> = 1.5 V,	No load	25°C		100	150		100	150	μΑ		
טטי		1.0 1.0 4,		Full range			200			200	, m		

<sup>†</sup> Full range for the TLV2721C is 0°C to 70°C. Full range for the TLV2721I is – 40°C to 85°C.



<sup>‡</sup>Referenced to 1.5 V

NOTE 4: Typical values are based on the input offset voltage shift observed through 500 hours of operating life test at  $T_A = 150^{\circ}C$  extrapolated to  $T_A = 25^{\circ}C$  using the Arrhenius equation and assuming an activation energy of 0.96 eV.

# TLV2721, TLV2721Y Advanced LinCMOS™ RAIL-TO-RAIL VERY LOW-POWER SINGLE OPERATIONAL AMPLIFIERS

SLOS197A - AUGUST1997 - REVISED MARCH 2001

# operating characteristics at specified free-air temperature, $V_{DD} = 3 V$

	DADAMETED	TEGT COMP	TEST CONDITIONS		Т	LV27210	2	-	ΓLV2721		
	PARAMETER	IESI COND	IIIONS	T <sub>A</sub> †	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
	Slew rate at unity	Vo = 1.1 V to 1.0 V	p. a.ot	25°C	0.1	0.25		0.1	0.25		
SR	gain	$V_O = 1.1 \text{ V to } 1.9 \text{ V},$ $C_L = 100 \text{ pF}^{\ddagger}$	RL = 2 KS2+	Full range	0.05			0.05			V/μs
V	Equivalent input	f = 10 Hz		25°C		120			120		nV/√Hz
V <sub>n</sub>	noise voltage	f = 1 kHz		25°C		20			20		nv/√HZ
VALCED	Peak-to-peak equivalent input	f = 0.1 Hz to 1 Hz		25°C					680		mV
VN(PP)	noise voltage	f = 0.1 Hz to 10 Hz		25°C				860		IIIV	
In	Equivalent input noise current			25°C		0.6			0.6		fA/√ <del>Hz</del>
		$V_0 = 1 \text{ V to 2 V},$	A <sub>V</sub> = 1	25°C		2.52%			2.52%		
THD+N	Total harmonic	$f = 20 \text{ kHz},$ $R_L = 2 \text{ k}\Omega^{\ddagger}$	A <sub>V</sub> = 10	25.0		7.01%			7.01%		
I HD+N	distortion plus noise	V <sub>O</sub> = 1 V to 2 V,	A <sub>V</sub> = 1	0500		0.076%			0.076%		
		f = 20  kHz, $R_L = 2 \text{ k}\Omega$ §	A <sub>V</sub> = 10	25°C		0.147%			0.147%		
	Gain-bandwidth product	f = 1 kHz, C <sub>L</sub> = 100 pF <sup>‡</sup>	$R_L = 2 k\Omega^{\ddagger}$ ,	25°C		480			480		kHz
ВОМ	Maximum output-swing bandwidth	$V_O(PP) = 1 V,$ $R_L = 2 k\Omega^{\ddagger},$	A <sub>V</sub> = 1, C <sub>L</sub> = 100 pF <sup>‡</sup>	25°C		30			30		kHz
+_	Settling time	$A_V = -1$ , Step = 1 V to 2 V,	To 0.1%	25°C		4.5			4.5		μs
t <sub>S</sub>	Seming mine	$R_L = 2 k\Omega^{\ddagger},$ $C_L = 100 pF^{\ddagger}$	To 0.01%	25°C		6.8			6.8		μs
φm	Phase margin at unity gain	$R_L = 2 k\Omega^{\ddagger}$ ,	C <sub>L</sub> = 100 pF‡	25°C		53°			53°		
•	Gain margin	]	-	25°C		12			12		dB

<sup>†</sup> Full range is –40°C to 85°C.



<sup>‡</sup>Referenced to 1.5 V

<sup>§</sup> Referenced to 0 V

# electrical characteristics at specified free-air temperature, $V_{DD} = 5 \text{ V}$ (unless otherwise noted)

	DADAMETED	TEST CON	TEST CONDITIONS TAT		Т	LV27210	3		ΓLV2721		
	PARAMETER	TEST CON	DITIONS	'A'	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
۷ <sub>IO</sub>	Input offset voltage					0.5	3		0.5	3	mV
αVIO	Temperature coefficient of input offset voltage			Full range		1			1		μV/°C
	Input offset voltage long-term drift (see Note 4)	$V_{DD\pm} = \pm 2.5 \text{ V},$ $V_{O} = 0,$	$V_{IC} = 0,$ RS = 50 $\Omega$	25°C		0.003			0.003		μV/mo
IIO	Input offset current			25°C		0.5	60		0.5	60	pА
10				Full range			150			150	P/ ·
lв	Input bias current			25°C		1	60		1	60	pА
10				Full range			150			150	
VICR	Common-mode input	R <sub>S</sub> = 50 Ω,	V <sub>IO</sub>   ≤5 mV	25°C	0 to 4	-0.3 to 4.2		0 to 4	-0.3 to 4.2		V
VICR	voltage range	NS = 30 12,	IAIOI ₹2 IIIA	Full range	0 to 3.5			0 to 3.5			V
.,	High-level output	I <sub>OH</sub> = -500 μA		0500	4.75	4.88		4.75	4.88		
VOH	voltage	$I_{OH} = -1 \text{ mA}$		25°C	4.6	4.76		4.6	4.76		V
		V <sub>IC</sub> = 2.5 V,	I <sub>OL</sub> = 50 μA	25°C		12			12		
$V_{OL}$	Low-level output	V <sub>IC</sub> = 2.5 V,	I <sub>OL</sub> = 500 μA	25°C		120			120		mV
	vollago	VIC = 2.5 V,	ΙΟΣ = 300 μΑ	Full range			500			500	
	Large-signal	V 0.5.V	n and	25°C	3	5		3	5		
$A_{VD}$	differential voltage	$V_{IC} = 2.5 \text{ V},$ $V_{O} = 1 \text{ V to 4 V}$	$R_L = 2 k\Omega^{\ddagger}$	Full range	1			1			V/mV
	amplification	Ŭ ·	$R_L = 1 M\Omega^{\ddagger}$	25°C		800			800		
rid	Differential input resistance			25°C		10 <sup>12</sup>			10 <sup>12</sup>		Ω
r <sub>ic</sub>	Common-mode input resistance			25°C		1012			1012		Ω
c <sub>ic</sub>	Common-mode input capacitance	f = 10 kHz		25°C		6			6		pF
z <sub>O</sub>	Closed-loop output impedance	f = 10 kHz,	A <sub>V</sub> = 10	25°C		70			70		Ω
CMRR	Common-mode	$V_{IC} = 0 \text{ to } 2.7 \text{ V},$	V <sub>O</sub> = 1.5 V,	25°C	70	85		70	85		dB
CIVIRR	rejection ratio	$R_S = 50 \Omega$	-	Full range	65			65			ub
ksvr	Supply voltage rejection ratio	V <sub>DD</sub> = 4.4 V to 8		25°C	80	95		80	95		dB
	VIC:	$V_{IC} = V_{DD}/2$ ,	Noload	Full range	80			80			ub ub
lnn.	Supply current	V <sub>O</sub> = 2.5 V,	No load	25°C		110	150		110	150	μΑ
IDD		VO = 2.5 V,	140 1000	Full range			200			200	μΛ

 $<sup>\</sup>sp{\dagger}$  Full range for the TLV2721C is 0°C to 70°C. Full range for the TLV2721I is - 40°C to 85°C.



<sup>‡</sup>Referenced to 2.5 V

NOTE 5: Typical values are based on the input offset voltage shift observed through 500 hours of operating life test at  $T_A = 150^{\circ}C$  extrapolated to  $T_A = 25^{\circ}C$  using the Arrhenius equation and assuming an activation energy of 0.96 eV.

# TLV2721, TLV2721Y Advanced LinCMOS™ RAIL-TO-RAIL **VERY LOW-POWER SINGLE OPERATIONAL AMPLIFIERS**

SLOS197A - AUGUST1997 - REVISED MARCH 2001

# operating characteristics at specified free-air temperature, $V_{DD} = 5 V$

	DADAMETED	TEST CONDITIONS		- +	Т	LV27210	<b>C</b>	1	ΓLV2721	l	UNIT				
	PARAMETER	TEST CONDITIONS		T <sub>A</sub> †	MIN	TYP	MAX	MIN	TYP	MAX	UNII				
	Slew rate at unity	V <sub>O</sub> = 1.5 V to 3.5 V,	$R_1 = 2 k\Omega^{\ddagger}$	25°C	0.1	0.25		0.1	0.25						
SR	gain	$C_L = 100 \text{ pF}^{\ddagger}$	KL = 2 K12+,	Full range	0.05			0.05			V/μs				
V	Equivalent input	f = 10 Hz		25°C		90			90		->//-/[]-				
V <sub>n</sub>	noise voltage	f = 1 kHz		25°C	19				19		nV/√Hz				
V4.455	Peak-to-peak	f = 0.1 Hz to 1 Hz		25°C		800			800		mV				
VN(PP)	equivalent input noise voltage	f = 0.1 Hz to 10 Hz		25°C	960		960			IIIV					
In	Equivalent input noise current			25°C	0.6		0.6		.6 0.6			fA/√ <del>Hz</del>			
		$V_0 = 1.5 \text{ V to } 3.5 \text{ V},$	A <sub>V</sub> = 1	25°C		2.45%			2.45%						
THD+N	Total harmonic	$f = 20 \text{ kHz},$ $R_L = 2 \text{ k}\Omega^{\ddagger}$	A <sub>V</sub> = 10	25 C		5.54%			5.54%						
I UD+N	distortion plus noise	$V_0 = 1.5 \text{ V to } 3.5 \text{ V},$	A <sub>V</sub> = 1	25°C		0.142%			0.142%						
		$f = 20 \text{ kHz},$ $R_L = 2 \text{ k}\Omega$ §	A <sub>V</sub> = 10	25°C		0.257%			0.257%						
	Gain-bandwidth product	f = 1 kHz, C <sub>L</sub> = 100 pF <sup>‡</sup>	$R_L = 2 k\Omega^{\ddagger}$ ,	25°C		510		510		510			510		kHz
ВОМ	Maximum output- swing bandwidth	$V_{O(PP)} = 1 \text{ V},$ $R_L = 2 \text{ k}\Omega^{\ddagger},$	$A_V = 1$ , $C_L = 100 \text{ pF}^{\ddagger}$	25°C		40			40		kHz				
t-	Settling time	$A_V = -1$ , Step = 1.5 V to 3.5 V,	To 0.1%	25°C		6.8			6.8		μs				
t <sub>S</sub>	Octaining airrie	$R_L = 2 k\Omega^{\ddagger},$ $C_L = 100 pF^{\ddagger}$	To 0.01%	25°C		9.2			9.2		μο				
φm	Phase margin at unity gain	$R_L = 2 k\Omega^{\ddagger}$ ,	$C_{1} = 100 \text{ pF}^{\ddagger}$ 25°C 53°		$R_{L} = 2 \text{ k}\Omega^{\ddagger},$ $C_{L} = 100 \text{ pF}^{\ddagger}$ 25°C 53°		25°C 53°			53°					
	Gain margin			25°C		12			12		dB				

<sup>†</sup> Full range is –40°C to 85°C. ‡ Referenced to 2.5 V



<sup>§</sup> Referenced to 0 V

# electrical characteristics at $V_{DD}$ = 3 V, $T_{A}$ = 25°C (unless otherwise noted)

	PARAMETER	TEST C	ONDITIONS		TI	LV2721Y	•	UNIT
	PARAMETER	lesi c	ONDITIONS		MIN	TYP	MAX	UNII
VIO	Input offset voltage					620		μV
I <sub>IO</sub>	Input offset current	$V_{DD} \pm = \pm 1.5 \text{ V},$ RS = 50 \Omega	VIC = 0	VO = 0,		0.5	60	pA
I <sub>IB</sub>	Input bias current	113 - 00 22				1	60	pА
VICR	Common-mode input voltage range	V <sub>IO</sub>   ≤5 mV,	R <sub>S</sub> = 50 Ω			-0.3 to 2.2		٧
Vон	High-level output voltage	I <sub>OH</sub> = -100 μA				2.97		V
V	Low level output veltage	V <sub>IC</sub> = 1.5 V,	I <sub>OL</sub> = 50 μ/	A		15		mV
VOL	Low-level output voltage	$V_{IC} = 1.5 V,$	I <sub>OL</sub> = 500 μA			150		IIIV
Δ	Large-signal differential	V- 4.V- 0.V	$R_L = 2 k\Omega^{\dagger}$	•		3		\//\/
AVD	voltage amplification	$V_O = 1 \text{ V to } 2 \text{ V}$ $R_L = 1 \text{ M}\Omega^{\dagger}$			250		V/mV	
r <sub>id</sub>	Differential input resistance					1012		Ω
r <sub>ic</sub>	Common-mode input resistance					1012		Ω
c <sub>ic</sub>	Common-mode input capacitance	f = 10 kHz				6		pF
z <sub>O</sub>	Closed-loop output impedance	f = 10 kHz,	A <sub>V</sub> = 10			90		Ω
CMRR	Common-mode rejection ratio	$V_{IC} = 0 \text{ to } 1.7 \text{ V},$	V <sub>O</sub> = 0,	R <sub>S</sub> = 50 Ω		82		dB
ksvr	Supply voltage rejection ratio (ΔV <sub>DD</sub> /ΔV <sub>IO</sub> )	$V_{DD} = 2.7 \text{ V to 8 V},$	V <sub>IC</sub> = 0,	No load		95		dB
I <sub>DD</sub>	Supply current	$V_{O} = 0$ ,	No load			100		μΑ

<sup>†</sup> Referenced to 1.5 V

# electrical characteristics at $V_{DD}$ = 5 V, $T_A$ = 25°C (unless otherwise noted)

	PARAMETER	TEST C	ONDITIONS		TI	LV2721Y	•	
	PARAMETER	15310	CNDITIONS		MIN	TYP	MAX	UNIT
VIO	Input offset voltage					610		μV
lο	Input offset current	$V_{DD} \pm = \pm 1.5 \text{ V},$ RS = 50 $\Omega$	VIC = 0	VO = 0,		0.5	60	pA
I <sub>IB</sub>	Input bias current	115 = 30 22				1	60	pА
VICR	Common-mode input voltage range	V <sub>IO</sub>  ≤5 mV,	R <sub>S</sub> = 50 Ω			-0.3 to 4.2		٧
Vон	High-level output voltage	I <sub>OH</sub> = -500 μA				4.88		V
V	Low lovel output voltogo	V <sub>IC</sub> = 2.5 V,	I <sub>OL</sub> = 50 μA	١		12		\/
VOL	Low-level output voltage	V <sub>IC</sub> = 2.5 V,	I <sub>OL</sub> = 500 μ	ιA		120		mV
	Large-signal differential	V 4.V45.4.V	$R_L = 2 k\Omega^{\dagger}$			5		\//\/
AVD	voltage amplification	$V_O = 1 \text{ V to 4 V}$	$R_L = 1 M\Omega^{-1}$	$R_L = 1 M\Omega^{\dagger}$		800		V/mV
rid	Differential input resistance					1012		Ω
r <sub>ic</sub>	Common-mode input resistance					1012		Ω
c <sub>ic</sub>	Common-mode input capacitance	f = 10 kHz				6		pF
z <sub>o</sub>	Closed-loop output impedance	f = 10 kHz,	A <sub>V</sub> = 10			70		Ω
CMRR	Common-mode rejection ratio	$V_{IC} = 0 \text{ to } 1.7 \text{ V},$	$V_{O} = 0$ ,	$R_S = 50 \Omega$		85		dB
ksvr	Supply voltage rejection ratio (ΔV <sub>DD</sub> /ΔV <sub>IO</sub> )	$V_{DD} = 2.7 \text{ V to 8 V},$	V <sub>IC</sub> = 0,	No load		95		dB
I <sub>DD</sub>	Supply current	V <sub>O</sub> = 0,	No load			110		μΑ

<sup>†</sup> Referenced to 2.5 V



# **Table of Graphs**

			FIGURE
VIO	Input offset voltage	Distribution vs Common-mode input voltage	1, 2 3, 4
αVIO	Input offset voltage temperature coefficient	Distribution	5, 6
I <sub>IB</sub> /I <sub>IO</sub>	Input bias and input offset currents	vs Free-air temperature	7
VI	Input voltage	vs Supply voltage vs Free-air temperature	8 9
Vон	High-level output voltage	vs High-level output current	10, 13
VOL	Low-level output voltage	vs Low-level output current	11, 12, 14
VO(PP)	Maximum peak-to-peak output voltage	vs Frequency	15
los	Short-circuit output current	vs Supply voltage vs Free-air temperature	16 17
٧o	Output voltage	vs Differential input voltage	18, 19
AVD	Differential voltage amplification	vs Load resistance	20
AVD	Large signal differential voltage amplification	vs Frequency vs Free-air temperature	21, 22 23, 24
z <sub>O</sub>	Output impedance	vs Frequency	25, 26
CMRR	Common-mode rejection ratio	vs Frequency vs Free-air temperature	27 28
ksvr	Supply-voltage rejection ratio	vs Frequency vs Free-air temperature	29, 30 31
I <sub>DD</sub>	Supply current	vs Supply voltage	32
SR	Slew rate	vs Load capacitance vs Free-air temperature	33 34
٧o	Inverting large-signal pulse response		35, 36
٧o	Voltage-follower large-signal pulse response		37, 38
Vo	Inverting small-signal pulse response		39, 40
٧o	Voltage-follower small-signal pulse response		41, 42
V <sub>n</sub>	Equivalent input noise voltage	vs Frequency	43, 44
	Input noise voltage (referred to input)	Over a 10-second period	45
THD + N	Total harmonic distortion plus noise	vs Frequency	46
	Gain-bandwidth product	vs Free-air temperature vs Supply voltage	47 48
φm	Phase margin	vs Frequency vs Load capacitance	21, 22 51, 52
	Gain margin	vs Load capacitance	49, 50
B <sub>1</sub>	Unity-gain bandwidth	vs Load capacitance	53, 54





**DISTRIBUTION OF TLV2721** 

# TYPICAL CHARACTERISTICS

5

-1.5





-0.7

-0.3

Figure 2

# **COMMON-MODE INPUT VOLTAGE** $V_{DD} = 3 V$ $R_S = 50 \Omega$ 0.8 TA = 25°C 0.6 V<sub>IO</sub> - Input Offset Voltage - mV 0.4 0.2 0 -0.2-0.4-0.6-0.8 \_1 -1 V<sub>IC</sub> – Common-Mode Input Voltage – V


Figure 3

INPUT OFFSET VOLTAGE<sup>†</sup>



VIO - Input Offset Voltage - mV

0.1



 $\dagger$  For all curves where  $V_{DD}$  = 5 V, all loads are referenced to 2.5 V. For all curves where  $V_{DD}$  = 3 V, all loads are referenced to 1.5 V.



# TYPICAL CHARACTERISTICS

# DISTRIBUTION OF TLV2721 INPUT OFFSET VOLTAGE TEMPERATURE COEFFICIENT 25 32 Amplifiers From 1 Wafer Lot VDD = ±1.5 V P Package TA = 25°C to 125°C 15 0 -4 -3 -2 -1 0 1 2 3 4 αVIO – Input Offset Voltage

# Temperature Coefficient – $\mu V/^{\circ}C$ Figure 5

**INPUT BIAS AND INPUT OFFSET CURRENTS** 

# vs FREE-AIR TEMPERATURE IB and I to - Input Bias and Input Offset Currents - pA 100 $V_{DD\pm} = \pm 2.5 \text{ V}$ 90 $V_{IC} = 0$ $V_0 = 0$ 80 $R_S = 50 \Omega$ 70 60 50 40 30 lΒ 20 10 llo 25 85 125 $T_A$ – Free-Air Temperature – $^{\circ}C$ Figure 7

# DISTRIBUTION OF TLV2721 INPUT OFFSET VOLTAGE TEMPERATURE COEFFICIENT<sup>†</sup>






Figure 6


# INPUT VOLTAGE vs SUPPLY VOLTAGE





<sup>†</sup> Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.












<sup>†</sup> Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.

<sup>‡</sup> For all curves where V<sub>DD</sub> = 5 V, all loads are referenced to 2.5 V. For all curves where V<sub>DD</sub> = 3 V, all loads are referenced to 1.5 V.










Figure 14





V<sub>DD</sub> – Supply Voltage – V

Figure 16


SHORT-CIRCUIT OUTPUT CURRENT


† Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.


<sup>‡</sup> For all curves where V<sub>DD</sub> = 5 V, all loads are referenced to 2.5 V. For all curves where V<sub>DD</sub> = 3 V, all loads are referenced to 1.5 V.



# SHORT-CIRCUIT OUTPUT CURRENT †‡ FREE-AIR TEMPERATURE 20 $V_{DD} = 5 V$ $V_{1C} = 2.5 \text{ V}$ IOS - Short-Circuit Output Current - mA 16 $V_0 = 2.5 \text{ V}$ 12 $V_{ID} = -100 \text{ mV}$ 8 0 $V_{ID} = 100 \text{ mV}$ -50 50 100 -75 -25 25 75 125 T<sub>A</sub> - Free-Air Temperature - °C Figure 17







<sup>†</sup> Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.

<sup>‡</sup> For all curves where V<sub>DD</sub> = 5 V, all loads are referenced to 2.5 V. For all curves where V<sub>DD</sub> = 3 V, all loads are referenced to 1.5 V.



# LARGE-SIGNAL DIFFERENTIAL VOLTAGE<sup>†</sup> AMPLIFICATION AND PHASE MARGIN




Figure 21

# LARGE-SIGNAL DIFFERENTIAL VOLTAGE AMPLIFICATION AND PHASE MARGIN<sup>†</sup>




Figure 22

† For all curves where  $V_{DD} = 5 \text{ V}$ , all loads are referenced to 2.5 V. For all curves where  $V_{DD} = 3 \text{ V}$ , all loads are referenced to 1.5 V.



### LARGE-SIGNAL DIFFERENTIAL LARGE-SIGNAL DIFFERENTIAL **VOLTAGE AMPLIFICATION†**‡ VOLTAGE AMPLIFICATION†‡ vs FREE-AIR TEMPERATURE FREE-AIR TEMPERATURE 103 104 $V_{DD} = 5 V$ $V_{DD} = 3 V$ V<sub>IC</sub> = 1.5 V V<sub>O</sub> = 0.5 V to 2.5 V V<sub>IC</sub> = 2.5 V V<sub>O</sub> = 1 V to 4 V A<sub>VD</sub> - Large-Signal Differential Voltage A<sub>VD</sub> - Large-Signal Differential Voltage $R_L = 1 M\Omega$ $R_L = 1 M\Omega$ 103 10<sup>2</sup> Amplification - V/mV Amplification - V/mV 10<sup>2</sup> 101 $R_L = 2 k\Omega$ 101 $R_L = 2 k\Omega$ -50 -75 -25 0 25 50 75 100 125 -75 -50-25 0 25 50 75 100 125 T<sub>A</sub> – Free-Air Temperature – °C T<sub>A</sub> – Free-Air Temperature – °C Figure 23 Figure 24 **OUTPUT IMPEDANCE**‡ **OUTPUT IMPEDANCE**‡ ٧S **FREQUENCY FREQUENCY** 1000 1000 $V_{DD} = 3 V$ $V_{DD} = 5 V$ T<sub>A</sub> = 25°C T<sub>A</sub> = 25°C $\mathbf{z_0}$ – Output Impedance – $\Omega$ 100 $\mathbf{z_0}$ – Output Impedance – $\Omega$ 100 $A_{V} = 100$ $A_{V} = 100$ 10 $A_{V} = 10$ 10 $A_{V} = 10$ $A_V = 1$ $A_V = 1$ 0.1

10<sup>5</sup>

10<sup>2</sup>

101

10<sup>3</sup>

f- Frequency - Hz

Figure 25

10<sup>4</sup>

<sup>‡</sup> For all curves where V<sub>DD</sub> = 5 V, all loads are referenced to 2.5 V. For all curves where V<sub>DD</sub> = 3 V, all loads are referenced to 1.5 V.



102

101

103

f- Frequency - Hz

Figure 26

104

105

<sup>†</sup> Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.

80

78

-75

-50


# COMMON-MODE REJECTION RATIO<sup>†</sup> **FREQUENCY** 100 T<sub>A</sub> = 25°C CMRR - Common-Mode Rejection Ratio - dB $V_{DD} = 5 V$ V<sub>IC</sub> = 2.5 V 80 $V_{DD} = 3 V$ 60 V<sub>IC</sub> = 1.5 V 40 20 101 10<sup>2</sup> 103 105 106 f - Frequency - Hz Figure 27

# FREE-AIR TEMPERATURE 88 CMMR - Common-Mode Rejection Ratio - dB $V_{DD} = 5 V$ 86 84 **V**<sub>DD</sub> = 3 **V** 82

COMMON-MODE REJECTION RATIO†‡

Figure 28






# SUPPLY-VOLTAGE REJECTION RATIO<sup>†</sup>

−23 U 25 50 75 T<sub>A</sub> – Free-Air Temperature – °C

100 125



<sup>†</sup> For all curves where VDD = 5 V, all loads are referenced to 2.5 V. For all curves where VDD = 3 V, all loads are referenced to 1.5 V.

<sup>‡</sup> Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.



# SUPPLY-VOLTAGE REJECTION RATIO<sup>†</sup> FREE-AIR TEMPERATURE 100 $V_{DD} = 2.7 \text{ V to 8 V}$ k<sub>SVR</sub> - Supply-Voltage Rejection Ratio - dB $V_{IC} = V_O = V_{DD}/2$ 98 96 94 92 90 -50-25 25 50 75 100 125 T<sub>A</sub> – Free-Air Temperature – °C

Figure 31






Figure 32





<sup>†</sup> Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.

<sup>‡</sup> For all curves where V<sub>DD</sub> = 5 V, all loads are referenced to 2.5 V. For all curves where V<sub>DD</sub> = 3 V, all loads are referenced to 1.5 V.



# TYPICAL CHARACTERISTICS

- Output Voltage - V

<u>ہ</u>

- Output Voltage - V

°

# INVERTING LARGE-SIGNAL PULSE RESPONSE<sup>†</sup>




Figure 35

# VOLTAGE-FOLLOWER LARGE-SIGNAL




Figure 37

# INVERTING LARGE-SIGNAL PULSE RESPONSE†




Figure 36

# VOLTAGE-FOLLOWER LARGE-SIGNAL PULSE RESPONSE<sup>†</sup>





Figure 38


† For all curves where  $V_{DD} = 5 \text{ V}$ , all loads are referenced to 2.5 V. For all curves where  $V_{DD} = 3 \text{ V}$ , all loads are referenced to 1.5 V.



### **INVERTING SMALL-SIGNAL PULSE RESPONSE**† 0.82 $V_{DD} = 3 V$ $R_L = 2 k\Omega$ $C_L = 100 pF$ 8.0 $A_V = -1$ Vo - Output Voltage - V $T_A = 25^{\circ}C$ 0.78 0.76 0.74 0.72 0.7 0.5 1 1.5 2 2.5 3 3.5 4 4.5 $t - Time - \mu s$

Figure 39










Figure 42


† For all curves where  $V_{DD} = 5 \text{ V}$ , all loads are referenced to 2.5 V. For all curves where  $V_{DD} = 3 \text{ V}$ , all loads are referenced to 1.5 V.




### TYPICAL CHARACTERISTICS










† For all curves where  $V_{DD} = 5 \text{ V}$ , all loads are referenced to 2.5 V. For all curves where  $V_{DD} = 3 \text{ V}$ , all loads are referenced to 1.5 V.





104

103

C<sub>L</sub> - Load Capacitance - pF

Figure 49

T<sub>A</sub> = 25°C

 $R_L = \infty$ 

101

 $<sup>\</sup>ddagger$  For all curves where  $V_{DD} = 5$  V, all loads are referenced to 2.5 V. For all curves where  $V_{DD} = 3$  V, all loads are referenced to 1.5 V.



T<sub>A</sub> = 25°C

 $R_L = 2 k\Omega$ 

101

102


C<sub>L</sub> - Load Capacitance - pF


Figure 50


103


104

<sup>†</sup> Data at high and low temperatures are applicable only within the rated operating free-air temperature ranges of the various devices.









### **APPLICATION INFORMATION**

# driving large capacitive loads

The TLV2721 is designed to drive larger capacitive loads than most CMOS operational amplifiers. Figure 49 through Figure 54 illustrate its ability to drive loads greater than 100 pF while maintaining good gain and phase margins (R<sub>null</sub> = 0).

A small series resistor ( $R_{null}$ ) at the output of the device (Figure 55) improves the gain and phase margins when driving large capacitive loads. Figure 49 through Figure 52 show the effects of adding series resistances of  $100\,\Omega$ ,  $200\,\Omega$ ,  $500\,\Omega$ , and  $1\,k\Omega$ . The addition of this series resistor has two effects: the first effect is that it adds a zero to the transfer function and the second effect is that it reduces the frequency of the pole associated with the output load in the transfer function.

The zero introduced to the transfer function is equal to the series resistance times the load capacitance. To calculate the approximate improvement in phase margin, equation 1 can be used.

$$\Delta \phi_{m1} = tan^{-1} \left( 2 \times \pi \times UGBW \times R_{null} \times C_L \right)$$
 Where :

 $\Delta \phi_{m1}$  = Improvement in phase margin

UGBW = Unity-gain bandwidth frequency

R<sub>null</sub> = Output series resistance

 $C_1$  = Load capacitance

The unity-gain bandwidth (UGBW) frequency decreases as the capacitive load increases (Figure 53 and Figure 54). To use equation 1, UGBW must be approximated from Figure 54 and Figure 55.




Figure 55. Series-Resistance Circuit

The TLV2721 is designed to provide better sinking and sourcing output currents than earlier CMOS rail-to-rail output devices. This device is specified to sink 500  $\mu$ A and source 1 mA at  $V_{DD}$  = 5 V at a maximum quiescent  $I_{DD}$  of 200  $\mu$ A. This provides a greater than 80% power efficiency.

When driving heavy dc loads, such as  $2 \text{ k}\Omega$ , the positive edge under slewing conditions can experience some distortion. This condition can be seen in Figure 37. This condition is affected by three factors:

- Where the load is referenced. When the load is referenced to either rail, this condition does not occur. The distortion occurs only when the output signal swings through the point where the load is referenced. Figure 38 illustrates two 2-k $\Omega$  load conditions. The first load condition shows the distortion seen for a 2-k $\Omega$  load tied to 2.5 V. The third load condition in Figure 38 shows no distortion for a 2-k $\Omega$  load tied to 0 V.
- Load resistance. As the load resistance increases, the distortion seen on the output decreases. Figure 38 illustrates the difference seen on the output for a 2-k $\Omega$  load and a 100-k $\Omega$  load with both tied to 2.5 V.
- Input signal edge rate. Faster input edge rates for a step input result in more distortion than with slower input edge rates.



### APPLICATION INFORMATION

# macromodel information

Macromodel information provided was derived using Microsim  $Parts^{TM}$ , the model generation software used with Microsim  $PSpice^{TM}$ . The Boyle macromodel (see Note 6) and subcircuit in Figure 56 are generated using the TLV2721 typical electrical and operating characteristics at  $T_A = 25$ °C. Using this information, output simulations of the following key parameters can be generated to a tolerance of 20% (in most cases):

- Maximum positive output voltage swing
- Maximum negative output voltage swing
- Slew rate
- Quiescent power dissipation
- Input bias current
- Open-loop voltage amplification

- Unity-gain frequency
- Common-mode rejection ratio
- Phase margin
- DC output resistance
- AC output resistance
- Short-circuit output current limit

NOTE 6: G. R. Boyle, B. M. Cohn, D. O. Pederson, and J. E. Solomon, "Macromodeling of Integrated Circuit Operational Amplifiers", *IEEE Journal of Solid-State Circuits*, SC-9, 353 (1974).




Figure 56. Boyle Macromodel and Subcircuit


PSpice and Parts are trademark of MicroSim Corporation.



# **MECHANICAL INFORMATION**

# DBV (R-PDSO-G5)

# PLASTIC SMALL-OUTLINE



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion.
- D. Falls within JEDEC MO-178

### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Customers are responsible for their applications using TI components.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, license, warranty or endorsement thereof.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations and notices. Representation or reproduction of this information with alteration voids all warranties provided for an associated TI product or service, is an unfair and deceptive business practice, and TI is not responsible nor liable for any such use.

Resale of TI's products or services with <u>statements different from or beyond the parameters</u> stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service, is an unfair and deceptive business practice, and TI is not responsible nor liable for any such use.

Also see: Standard Terms and Conditions of Sale for Semiconductor Products, www.ti.com/sc/docs/stdterms.htm

Mailing Address:

Texas Instruments Post Office Box 655303 Dallas, Texas 75265