



MICROPROCESSOR SUPERVISOR WITH WATCHDOG TIMER

FEATURES


- Fully Programmable Reset Threshold
- Fully Programmable Reset Period
- Fully Programmable Watchdog Period
- 2% Accurate Reset Threshold
- Input Voltage Down to 2 V
- Input 18- μ A Maximum Input Current
- Reset Valid Down to 1 V

DESCRIPTION

The UCCx946 is designed to provide accurate microprocessor supervision, including reset and watchdog functions. During power up, the device asserts a reset signal $\overline{\text{RES}}$ with VDD as low as 1 V. The reset signal remains asserted until the VDD voltage rises and remains above the reset threshold for the reset period. Both reset threshold and reset period are programmable by the user.

The UCCx946 is also resistant to glitches on the VDD line. Once $\overline{\text{RES}}$ has been deasserted, any drops below the threshold voltage need to be of certain time duration and voltage magnitude to generate a reset signal. These values are shown in Figure 1. An I/O line of the microprocessor may be tied to the watchdog input (WDI) for watchdog functions. If the I/O line is not toggled within a set watchdog period, programmable by the user, WDO is asserted. The watchdog function is disabled during reset conditions.

The UCCx946 is available in 8-pin SOIC(D), 8-pin PDIP (N) and 8-pin TSSOP(PW) packages to optimize board space.



UDG-02192

ORDERING INFORMATION

T _A	PACKAGED DEVICES ⁽³⁾		
	(D)	(N)	(PW)
–40°C to 95°C	UCC2946D	UCC2946N	UCC2946PW
0°C to 70°C	UCC3946D	UCC3946N	UCC3946PW

(1) The D and PW packages are also available taped and reeled. Add an R suffix to the device type (i.e., UCC2946DR) for quantities of 3,000 devices per reel.




These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range unless otherwise noted⁽¹⁾

	UCC2946 UCC3946	UNIT
Input voltage range, V _{IN}	10	V
Junction temperature range, T _J	–55 to 150	°C
Storage temperature, T _{stg}	–65 to 150	
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	300	

(1) Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. Voltages are with respect to GND. Currents are positive into, and negative out of the specified terminal.



TERMINAL FUNCTIONS

TERMINAL		I/O	DESCRIPTION
NAME	NO.		
GND	1	–	Ground reference for the device
RES	3	O	This pin is high only if the voltage on the RTH has risen above 1.235 V. Once RTH rises above the threshold, this pin remains low for the reset period. This pin asserts low and remains low if the RTH voltage dips below 1.235 V for an amount of time determined by Figure 1.
RTH	2	I	This input compares its voltage to an internal 1.25-V reference. By using external resistors, a user can program any desired reset threshold.
RP	4	I	This pin allows the user to program the reset period by adjusting an external capacitor.
VDD	8	I	Supply voltage for the device.
WDI	7	I	This pin is the input to the watchdog timer. If this pin is not toggled or strobed within the watchdog period, WDO is asserted.
WDO	5	O	This pin is the watchdog output. This pin is asserted low if the WDI pin is not strobed or toggled within the watchdog period.
WP	6	I	This pin allows the user to program the watchdog period by adjusting an external capacitor.

ELECTRICAL CHARACTERISTICS

$T_A = 0^\circ\text{C}$ to 70°C and $2.0\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ for the UCC3946, $T_A = -40^\circ\text{C}$ to 95°C and $2.1\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ for the UCC2946, (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
REFERENCE							
V _{DD}	Operating voltage	UCC2946		2.1		5.5	V
		UCC3946		2.0		5.5	
I _{DD}	Supply current	UCC2946		12		18	μA
		UCC3946		10		18	
V _{DD(min)}	Minimum operating voltage ⁽¹⁾	UCC2946				1.1	V
		UCC3946				1.0	
RESET SECTION							
	Reset threshold voltage	UCC2946	V _{DD} rising	1.170	1.235	1.260	V
		UCC3946		1.190	1.235	1.260	
Threshold hysteresis				15			mV
I _{LEAK}	Input leakage current					5	nA
V _{OH}	High-level output voltage	I _{SOURCE} = 2 mA		V _{DD} -0.3			V
V _{OL}	Low-level output voltage	I _{SINK} = 2 mA				0.1	
		UCC2946	I _{SINK} = 20 μA, VDD = 1 V			0.4	
		UCC3946				0.2	
VDD-to-output delay time		VDD = -1 mV/μs		120			μs
	Reset period	UCC2946	C _{RP} = 64 nF	140	200	320	ms
		UCC3946		160	200	260	
WATCHDOG SECTION							
V _{IH}	High-level input voltage, WDI			0.7×V _{DD}			V
V _{IL}	Low-level input voltage, WDI			0.3×V _{DD}			
	Watchdog period	UCC2946	C _{RP} = 64 nF	0.96	1.60	2.56	s
		UCC3946		1.12	1.60	2.08	
Watchdog pulse width				50			ns
V _{OH}	High-level output voltage	I _{SOURCE} = 2 mA		V _{DD} -0.3			V
V _{OL}	Low-level output voltage	I _{SINK} = 2 mA				0.1	

(1) Minimum supply voltage where RES is considered valid.

APPLICATION INFORMATION

The UCCx946 supervisory circuit provides accurate reset and watchdog functions for a variety of microprocessor applications. The reset circuit prevents the microprocessor from executing code during undervoltage conditions, typically during power-up and power-down. In order to prevent erratic operation in the presence of noise, voltage glitches where voltage amplitude and time duration are less than the values specified in Figure 1 are ignored.




Figure 1.

The watchdog circuit monitors the microprocessor's activity, if the microprocessor does not toggle $\overline{WDI}$ during the programmable watchdog period $\overline{WDO}$ goes low, alerting the microprocessor's interrupt of a fault. The $\overline{WDO}$ pin is typically connected to the non-maskable input of the microprocessor so that an error recovery routine can be executed.

APPLICATION INFORMATION

PROGRAMMING THE RESET VOLTAGE AND RESET PERIOD

The UCCx946 allows the reset trip voltage to be programmed with two external resistors. In most applications VDD is monitored by the reset circuit, however, the design allows voltages other than VDD to be monitored. Referring to Figure 2, the voltage below which reset is asserted is determined by:

$$V_{\text{RESET}} = 1.235 \times \left(\frac{R1 + R2}{R2} \right) \quad (1)$$

In order to keep quiescent currents low, resistor values in the megaohm range can be used for R1 and R2. A manual reset can be easily implemented by connecting a momentary push switch in parallel with R2. $\overline{\text{RES}}$ is ensured to be low with VDD voltages as low as 1 V.





Figure 2. Typical Application Diagram

APPLICATION INFORMATION

Once VDD rises above the programmed threshold, $\overline{\text{RES}}$ remains low for the reset period defined by:

$$T_{RP} = 3.125 \times C_{RP} \quad (2)$$

where T_{RP} is time in milliseconds and C_{RP} is capacitance in nanofarads. C_{RP} is charged with a precision current source of 400 nA, a high-quality, low-leakage capacitor (such as an NPO ceramic) should be used to maintain timing tolerances. Figure 3 illustrates the voltage levels and timings associated with the reset circuit.



UDG-97067

- t1: $V_{DD} > 1\text{ V}$, $\overline{\text{RES}}$ is ensured low.
- t2: $V_{DD} >$ programmed threshold, $\overline{\text{RES}}$ remains low for TRP.
- t3: T_{RP} expires, $\overline{\text{RES}}$ pulls high.
- t4: Voltage glitch occurs, but is filtered at the RTH pin, $\overline{\text{RES}}$ remains high.
- t5: Voltage glitch occurs whose magnitude and duration is greater than the RTH filter, $\overline{\text{RES}}$ is asserted for TRP.
- t6: On completion of the TRP pulse the RTH voltage has returned and $\overline{\text{RES}}$ is pulled high.
- t7: V_{DD} dips below threshold (minus hysteresis), $\overline{\text{RES}}$ is asserted.

Figure 3. Reset Circuit Timings


APPLICATION INFORMATION

PROGRAMMING THE WATCHDOG PERIOD

The watchdog period is programmed with C_{WP} as follows:

$$T_{WP} = 25 \times C_{WP} \quad (3)$$

where T_{WP} is in milliseconds and C_{WP} is in nanofarads. A high-quality, low-leakage capacitor should be used for C_{WP} . The watchdog input $\overline{WDI}$ must be toggled with a high-to-low or low-to-high transition within the watchdog period to prevent $\overline{WDO}$ from assuming a logic level low. $\overline{WDO}$ maintains the low logic level until $\overline{WDI}$ is toggled or $\overline{RES}$ is asserted. If at any time $\overline{RES}$ is asserted, $\overline{WDO}$ assumes a high logic state and the watchdog period be reinitiated. Figure 4 illustrates the timings associated with the watchdog circuit.



UDG-98007

- t1: Microprocessor is reset.
- t2: $\overline{WDI}$ is toggled some time after reset, but before T_{WP} expires.
- t3: $\overline{WDI}$ is toggled before T_{WP} expires.
- t4: $\overline{WDI}$ is toggled before T_{WP} expires.
- t5: $\overline{WDI}$ is not toggled before T_{WP} expires and $\overline{WDO}$ asserts low, triggering the microprocessor to enter an error recovery routine.
- t6: The microprocessor's error recovery routine is executed and $\overline{WDI}$ is toggled, reinitiating the watchdog timer.
- t7: $\overline{WDI}$ is toggled before T_{WP} expires.
- t8: $\overline{WDI}$ is toggled before T_{WP} expires.
- t9: $\overline{RES}$ is momentarily triggered, $\overline{RES}$ is asserted low for T_{RP} .
- t10: Microprocessor is reset, $\overline{RES}$ pulls high.
- t11: $\overline{WDI}$ is toggled some time after reset, but before T_{WP} expires.
- t12: $\overline{WDI}$ is toggled before T_{WP} expires.
- t13: $\overline{WDI}$ is toggled before T_{WP} expires.
- t14: V_{DD} dips below the reset threshold, $\overline{RES}$ is asserted.

Figure 4. Watchdog Circuit Timings

APPLICATION INFORMATION

CONNECTING $\overline{WDO}$ TO $\overline{RES}$

In order to provide design flexibility, the reset and watchdog circuits in the UCCx946 have separate outputs. Each output independently drives high or low, depending on circuit conditions explained previously.

In some applications, it may be desirable for either the $\overline{RES}$ or $\overline{WDO}$ to reset the microprocessor. This can be done by connecting $\overline{WDO}$ to $\overline{RES}$. If the pins try to drive to different output levels, the low output level dominates. Additional current flows from VDD to GND during these states. If the application cannot support additional current (during fault conditions), $\overline{RES}$ and $\overline{WDO}$ can be connected to the inputs of an OR gate whose output is connected to the microprocessor's reset pin.



LAYOUT CONSIDERATIONS

A 0.1- μ F capacitor connected from VDD to GND is recommended to decouple the UCCx946 from switching transients on the VDD supply rail.

Since RP and WP are precision current sources, capacitors C_{RP} and C_{WP} should be connected to these pins with minimal trace length to reduce board capacitance. Care should be taken to route any traces with high voltage potential or high speed digital signals away from these capacitors.

Resistors R1 and R2 generally have a high ohmic value, traces associated with these parts should be kept short in order to prevent any transient producing signals from coupling into the high impedance RTH pin.

TYPICAL CHARACTERISTICS



PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
UCC2946D	Active	Production	SOIC (D) 8	75 TUBE	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	UCC2946
UCC2946D.A	Active	Production	SOIC (D) 8	75 TUBE	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	UCC2946
UCC2946DTR	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	UCC2946
UCC2946DTR.A	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	UCC2946
UCC2946PW	Active	Production	TSSOP (PW) 8	150 TUBE	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	2946
UCC2946PW.A	Active	Production	TSSOP (PW) 8	150 TUBE	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	2946
UCC2946PWTR	Active	Production	TSSOP (PW) 8	2000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	2946
UCC2946PWTR.A	Active	Production	TSSOP (PW) 8	2000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	2946
UCC3946D	Active	Production	SOIC (D) 8	75 TUBE	Yes	NIPDAU	Level-2-260C-1 YEAR	0 to 70	UCC3946
UCC3946D.A	Active	Production	SOIC (D) 8	75 TUBE	Yes	NIPDAU	Level-2-260C-1 YEAR	0 to 70	UCC3946
UCC3946DTR	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	0 to 70	UCC3946
UCC3946DTR.A	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	0 to 70	UCC3946
UCC3946PW	Active	Production	TSSOP (PW) 8	150 TUBE	Yes	NIPDAU	Level-2-260C-1 YEAR	0 to 70	3946
UCC3946PW.A	Active	Production	TSSOP (PW) 8	150 TUBE	Yes	NIPDAU	Level-2-260C-1 YEAR	0 to 70	3946
UCC3946PWTR	Active	Production	TSSOP (PW) 8	2000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	0 to 70	3946
UCC3946PWTR.A	Active	Production	TSSOP (PW) 8	2000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	0 to 70	3946

⁽¹⁾ **Status:** For more details on status, see our [product life cycle](#).

⁽²⁾ **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

⁽⁴⁾ **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF UCC2946 :

- Automotive : [UCC2946-Q1](#)

NOTE: Qualified Version Definitions:

- Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects


TAPE AND REEL INFORMATION



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
UCC2946DTR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
UCC2946PWTR	TSSOP	PW	8	2000	330.0	12.4	7.0	3.6	1.6	8.0	12.0	Q1
UCC3946DTR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
UCC3946PWTR	TSSOP	PW	8	2000	330.0	12.4	7.0	3.6	1.6	8.0	12.0	Q1


TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
UCC2946DTR	SOIC	D	8	2500	353.0	353.0	32.0
UCC2946PWTR	TSSOP	PW	8	2000	353.0	353.0	32.0
UCC3946DTR	SOIC	D	8	2500	353.0	353.0	32.0
UCC3946PWTR	TSSOP	PW	8	2000	353.0	353.0	32.0

TUBE



*All dimensions are nominal


Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (μm)	B (mm)
UCC2946D	D	SOIC	8	75	506.6	8	3940	4.32
UCC2946D.A	D	SOIC	8	75	506.6	8	3940	4.32
UCC2946PW	PW	TSSOP	8	150	508	8.5	3250	2.8
UCC2946PW.A	PW	TSSOP	8	150	508	8.5	3250	2.8
UCC3946D	D	SOIC	8	75	506.6	8	3940	4.32
UCC3946D.A	D	SOIC	8	75	506.6	8	3940	4.32
UCC3946PW	PW	TSSOP	8	150	508	8.5	3250	2.8
UCC3946PW.A	PW	TSSOP	8	150	508	8.5	3250	2.8

EXAMPLE BOARD LAYOUT



PW0008A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



LAND PATTERN EXAMPLE
SCALE:10X



SOLDER MASK DETAILS
NOT TO SCALE

4221848/A 02/2015

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.


7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

PW0008A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE:10X

4221848/A 02/2015

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.



PACKAGE OUTLINE

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT





1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
4. This dimension does not include interlead flash.
5. Reference JEDEC registration MS-012, variation AA.

EXAMPLE BOARD LAYOUT

D0008A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



4214825/C 02/2019

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.


7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

D0008A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



SOLDER PASTE EXAMPLE
BASED ON .005 INCH [0.125 MM] THICK STENCIL
SCALE:8X

4214825/C 02/2019

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#), [TI's General Quality Guidelines](#), or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2025, Texas Instruments Incorporated

Last updated 10/2025