

DS3691 (RS-422/RS-423) Line Drivers with TRI-STATE Outputs

Check for Samples: DS1691A, DS3691

FEATURES

- Dual RS-422 Line Driver with Mode Pin Low, or Quad RS-423 Line Driver with Mode Pin High
- TRI-STATE Outputs in RS-422 Mode
- Short Circuit Protection for Both Source and Sink Outputs
- Outputs Will Not Clamp Line with Power Off or In TRI-STATE
- 100Ω Transmission Line Drive Capability
- Low I_{CC} and I_{EE} Power Consumption
 - RS-422: I_{CC} = 9 mA/driver Typ
 - RS-423: I_{CC} = 4.5 mA/driver Typ
 - I EE = 2.5 mA/driver Typ
- Low Current PNP Inputs Compatible with TTL, MOS and CMOS
- Pin Compatible with AM26LS30

DESCRIPTION

The DS3691 is a low power Schottky TTL line driver designed to meet the requirements of EIA standards RS-422 and RS-423. It features 4 buffered outputs with high source and sink current capability with internal short circuit protection. A mode control input provides a choice of operation either as 4 single-ended line drivers or 2 differential line drivers. A rise time control pin allows the use of an external capacitor to slow the rise time for suppression of near end crosstalk to other receivers in the cable. Rise time capacitors are primarily intended for waveshaping output signals in the single-ended driver mode. Multipoint applications in differential mode with waveshaping capacitors is not allowed.

With the mode select pin low, the DS3691 are dualdifferential line drivers with TRI-STATE outputs. They feature ±10V output common-mode range in TRI-STATE mode and 0V output unbalance when operated with ±5V supply.

Connection Diagrams






Figure 1. SOIC Package See Package Number D0016A Top View

With Mode Select HIGH (RS-423 Connection)




Figure 2. SOIC Package See Package Number D0016A Top View



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

M

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



Absolute Maximum Ratings(1)(2)

Supply Voltage	V _{CC}	7V		
	V _{EE}	-7V		
Maximum Power Dissipation a	aximum Power Dissipation at 25°C SOIC Package (3)			
Input Voltage	15V			
Output Voltage (Power OFF)	Output Voltage (Power OFF)			
Storage Temperature	−65°C to + 150°C			
Lead Temperature (Soldering	260°C			

- (1) "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be verified. They are not meant to imply that the devices should be operated at these limits. The tables of "Electrical Characteristics" provide conditions for actual device operation.
- (2) If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/ Distributors for availability and specifications.
- (3) Derate SOIC package 8.41 mW/°C above 25°C.

Operating Conditions

		Min	Max	Units
Supply Voltage	V _{CC}	4.75	5.25	V
	V _{EE}	-4.75	-5.25	V
Temperature, T _A		0	+70	°C



DC Electrical Characteristics (1)(2)(3)(4)

	Parameter	Test Cond	Min	Тур	Max	Units	
RS-422 CONN	ECTION, V _{EE} CONNECTION TO GROUND, MC	DE SELECT ≤ 0.8V			•	•	•
V _{IH}	High Level Input Voltage			2			V
V _{IL}	Low Level Input Voltage					0.8	V
I _{IH}	High Level Input Current	V _{IN} = 2.4V			1	40	μΑ
		V _{IN} ≤ 15V			10	100	μΑ
I _{IL}	Low Level Input Current	V _{IN} = 0.4V			-30	-200	μΑ
Vı	Input Clamp Voltage	I _{IN} = −12 mA				-1.5	V
$rac{V_{O}}{V_{O}}$ Differential Output Voltage $V_{A,B}$		Б.	V _{IN} = 2V		3.6	6.0	V
V _O	$V_{A,B}$	R _L = ∞	$V_{IN} = 0.8V$		-3.6	-6.0	V
$\frac{V_T}{V_T}$	Differential Output Voltage	$R_L = 100\Omega$	V _{IN} = 2V	2	2.4		V
V _T	$V_{A,B}$	V _{CC} ≥ 4.75V	$V_{IN} = 0.8V$	-2	-2.4		V
$V_{OS}, \overline{V}_{\overline{OS}}$	Common-Mode Offset Voltage	$R_L = 100\Omega$			2.5	3	V
$ V_T - \overline{V_T} $	Difference in Differential Output Voltage	$R_L = 100\Omega$		0.05	0.4	V	
$ V_{OS} - \overline{V}_{OS} $	Difference in Common-Mode Offset Voltage	$R_L = 100\Omega$			0.05	0.4	V
V _{SS}	$ V_T - \overline{V_T} $	$R_L = 100\Omega, V_{CC} \ge 4$	1.75V	4.0	4.8		V
V _{CMR}	Output Voltage Common-Mode Range	V _{DISABLE} = 2.4V		±10			V
I _{XA}	Output Leakage Current	V _{CC} = 0V	V _{CMR} = 10V			100	μΑ
I _{XB}	Power OFF		V _{CMR} = −10V			-100	μΑ
I _{OX}	TRI-STATE Output Current	V _{CC} = Max	V _{CMR} ≤ 10V			100	μΑ
		$V_{EE} = 0V$ and $-5V$	V _{CMR} ≥ −10V			-100	μΑ
I _{SA}	Output Short Circuit Current	$V_{IN} = 0.4V$	$V_{OA} = 6V$		80	150	mA
		$V_{OB} = 0V$			-80	-150	mA
I _{SB}	Output Short Circuit Current	V _{IN} = 2.4V			-80	-150	mA
			$V_{OB} = 6V$		80	150	mA
I _{cc}	Supply Current				18	30	mA

Unless otherwise specified, min/max limits apply across the -55°C to +125°C temperature range for the DS1691A and across the 0°C to $+70^{\circ}$ C range for the DS3691. All typicals are given for V $_{CC}$ = 5V and T_{A} = 25°C. V_{CC} and V_{EE} as listed in operating conditions. All currents into device pins are positive; all currents out of device pins are negative. All voltages are referenced to ground unless

AC Electrical Characteristics(1)

 $T_A = 25^{\circ}C$

	Parameter	Parameter Test Conditions				Units					
RS-422 CONNECTION, V _{CC} = 5V, MODE SELECT = 0.8V											
t _r	Output Rise Time	$R_L = 100\Omega$, $C_L = 500$ pF Figure 3		120	200	ns					
t _f	Output Fall Time	$R_L = 100\Omega$, $C_L = 500$ pF Figure 3		120	200	ns					
t _{PDH}	Output Propagation Delay	$R_L = 100\Omega$, $C_L = 500$ pF Figure 3		120	200	ns					
t _{PDL}	Output Propagation Delay	$R_L = 100\Omega$, $C_L = 500$ pF Figure 3		120	200	ns					
t _{PZL}	TRI-STATE Delay	$R_L = 450\Omega$, $C_L = 500$ pF, $C_C = 0$ pF Figure 6		250	350	ns					
t _{PZH}	TRI-STATE Delay	$R_L = 450\Omega$, $C_L = 500$ pF, $C_C = 0$ pF Figure 6		180	300	ns					
t_{PLZ}	TRI-STATE Delay	$R_L = 450\Omega$, $C_L = 500$ pF, $C_C = 0$ pF Figure 6		180	300	ns					
t _{PHZ}	TRI-STATE Delay	$R_L = 450\Omega$, $C_L = 500$ pF, $C_C = 0$ pF Figure 6		250	350	ns					

(1) Symbols and definitions correspond to EIA RS-422 and/or RS-423 where applicable.

otherwise specified.

Only one output at a time should be shorted.

Symbols and definitions correspond to EIA RS-422 and/or RS-423 where applicable.



DC Electrical Characteristics (1)(2)(3)(4)

	Parameter	Test Con	Test Conditions			Max	Units
RS-423 CONN	NECTION, $ V_{CC} = V_{EE} $, MODE SELECT	`≥ 2V			•		
V _{IH}	High Level Input Voltage			2			V
V _{IL}	Low Level Input Voltage					0.8	V
I _{IH}	High Level Input Current	V _{IN} = 2.4V			1	40	μΑ
		V _{IN} ≤ 15V			10	100	μA
I _{IL}	Low Level Input Current	V _{IN} = 0.4V			-30	-200	μA
VI	Input Clamp Voltage	I _{IN} = −12 mA				-1.5	V
$\frac{V_O}{V_O}$	Output Voltage	R _L = ∞, See ⁽⁵⁾	V _{IN} = 2V	4.0	4.4	6.0	V
Vo		V _{CC} ≥ 4.75V	$V_{IN} = 0.4V$	-4.0	-4.4	-6.0	V
$\frac{V_T}{V_T}$	Output Voltage	$R_L = 450\Omega$	V _{IN} = 2.4V	3.6	4.1		V
VT		V _{CC} ≥ 4.75V	$V_{IN} = 0.4V$	-3.6	-4.1		V
V _T - V _T	Output Unbalance	$ V_{CC} = V_{EE} = 4.7$	'5V, R _L = 450Ω		0.02	0.4	V
I _X +	Output Leakage Power OFF	$V_{CC} = V_{EE} = 0V$	V _O = 6V		2	100	μA
I _X -	Output Leakage Power OFF	$V_{CC} = V_{EE} = 0V$	V _O = −6V		-2	-100	μΑ
I _S ⁺	Output Short Circuit Current	$V_O = 0V$	V _{IN} = 2.4V		-80	-150	mA
Is ⁻	Output Short Circuit Current	$V_O = 0V$	V _{IN} = 0.4V		80	150	mA
I _{SLEW}	Slew Control Current		·		±140		μΑ
I _{CC}	Positive Supply Current	V _{IN} = 0.4V, R _L = ∞	•		18	30	mA
I _{EE}	Negative Supply Current	V _{IN} = 0.4V, R _L = ∞	•		-10	-22	mA

- (1) Unless otherwise specified, min/max limits apply across the -55°C to +125°C temperature range for the DS1691A and across the 0°C to $+70^{\circ}$ C range for the DS3691. All typicals are given for V $_{CC}$ = 5V and T_{A} = 25°C. V_{CC} and V_{EE} as listed in operating conditions. All currents into device pins are positive; all currents out of device pins are negative. All voltages are referenced to ground unless
- otherwise specified.
- Only one output at a time should be shorted.
- Symbols and definitions correspond to EIA RS-422 and/or RS-423 where applicable.
- (5) At -55°C, the output voltage is +3.9V minimum and -3.9V minimum.

AC Electrical Characteristics(1)


 $T_{\Lambda} = 25^{\circ}C$

	Parameter	Parameter Test Conditions				Units					
RS-423 CONNECTION, $V_{CC} = 5V$, $V_{EE} - 5V$, MODE SELECT = 2.4V											
t _r	Rise Time	$R_L = 450\Omega$, $C_L = 500$ pF, $C_C = 0$ Figure 4		120	300	ns					
t _f	Fall Time	$R_L = 450\Omega$, $C_L = 500$ pF, $C_C = 0$ Figure 4		120	300	ns					
t _r	Rise Time	$R_L = 450\Omega$, $C_L = 500$ pF $C_C = 50$ pF Figure 5		3.0		μs					
t _f	Fall Time	$R_L = 450\Omega$, $C_L = 500$ pF $C_C = 50$ pF Figure 5		3.0		μs					
t _{rc}	Rise Time Coefficient	$R_L = 450\Omega$, $C_L = 500$ pF, $C_C = 50$ pF Figure 5		0.06		μs/pF					
t _{PDH}	Output Propagation Delay	$R_L = 450\Omega$, $C_L = 500$ pF, $C_C = 0$ Figure 4		180	300	ns					
t _{PDL}	Output Propagation Delay	$R_L = 450\Omega$, $C_L = 500$ pF, $C_C = 0$ Figure 4		180	300	ns					

(1) Symbols and definitions correspond to EIA RS-422 and/or RS-423 where applicable.



AC Test Circuits and Switching Time Waveforms







Figure 3. Differential Connection








Figure 4. RS-423 Connection










Figure 5. Rise Time Control for RS-423




Figure 6. TRI-STATE Delays

SWITCHING WAVEFORMS




Figure 7. Typical Output Voltage



Truth Table

Onenetien		Inputs		Out	puts
Operation	Mode	A (D)	B (C)	A (D)	B (C)
RS-422	0	0	0	0	1
	0	0	1	TRI-STATE	TRI-STATE
	0	1	0	1	0
	0	1	1	TRI-STATE	TRI-STATE
RS-423	1	0	0	0	0
	1	0	1	0	1
	1	1	0	1	0
	1	1	1	1	1

TYPICAL APPLICATION INFORMATION




Figure 8. Fully Loaded RS-422 Interface




Figure 9. RS-422 Point to Point Application





Figure 10. Fully Loaded RS-423 Interface





*Note: Controlled edge allows longer stub lengths. Multiple Drivers are NOT allowed.

Figure 11. Differential Application with Rise Time Control




Figure 12. Dual RS-423 Inverting Driver

Typical Rise Time Control Characteristics

(RS-423 Mode)

Rise Time vs External Capacitor




Figure 13.





REVISION HISTORY

CI	hanges from Revision D (April 2013) to Revision E	Page
•	Changed layout of National Data Sheet to TI format	8



PACKAGE OPTION ADDENDUM

23-Aug-2017

PACKAGING INFORMATION

www.ti.com

Orderable Device	Status	Package Type	_	Pins	_	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
DS3691M/NOPB	LIFEBUY	SOIC	D	16	48	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	0 to 70	DS3691M AM26LS30SC	
DS3691MX/NOPB	LIFEBUY	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	0 to 70	DS3691M AM26LS30SC	

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.







23-Aug-2017

PACKAGE MATERIALS INFORMATION

www.ti.com 23-Sep-2013


TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
DS3691MX/NOPB	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.3	8.0	16.0	Q1

www.ti.com 23-Sep-2013



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
DS3691MX/NOPB	SOIC	D	16	2500	367.0	367.0	35.0	

D (R-PDS0-G16)

PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.