











SCPS147D - OCTOBER 2005-REVISED JUNE 2014

**PCA9545A** 

# PCA9545A Low Voltage 4-channel I<sup>2</sup>C and SMbus Switch With Interrupt Logic and Reset

**Functions** 

### **Features**

- 1-of-4 Bidirectional Translating Switches
- I<sup>2</sup>C Bus and SMBus Compatible
- Four Active-Low Interrupt Inputs
- Active-Low Interrupt Output
- Active-Low Reset Input
- Two Address Terminals, Allowing up to Four Devices on the I<sup>2</sup>C Bus
- Channel Selection via I<sup>2</sup>C Bus, in Any Combination
- Power-Up With All Switch Channels Deselected
- Low R<sub>ON</sub> Switches
- Allows Voltage-Level Translation Between 1.8-V, 2.5-V, 3.3-V, and 5-V Buses
- No Glitch on Power-Up
- Supports Hot Insertion
- Low Standby Current
- Operating Power-Supply Voltage Range of 2.3 V to 5.5 V
- 5.5 V Tolerant Inputs
- 0 to 400-kHz Clock Frequency
- Latch-Up Performance Exceeds 100 mA per JESD 78
- ESD Protection Exceeds JESD 22
  - 2000-V Human-Body Model (A114-A)
  - 1000-V Charged-Device Model (C101)

## 2 Applications

- Servers
- Routers (Telecom Switching Equipment)
- **Factory Automation**
- Products With I<sup>2</sup>C Slave Address Conflicts (e.g. Multiple, Identical Temp Sensors)

## 3 Description

The PCA9545A is a quad bidirectional translating switch controlled via the I2C bus. The SCL/SDA upstream pair fans out to four downstream pairs, or channels. Any individual SCn/SDn channel or combination of channels can be selected, determined by the contents of the programmable control register. Four interrupt inputs (INT3-INT0), one for each of the downstream pairs, are provided. One interrupt (INT) output acts as an AND of the four interrupt inputs.

An active-low reset (RESET) input allows the PCA9545A to recover from a situation in which one of the downstream I<sup>2</sup>C buses is stuck in a low state. Pulling RESET low resets the I<sup>2</sup>C state machine and causes all the channels to be deselected, as does the internal power-on reset function.


The pass gates of the switches are constructed such that the VCC terminal can be used to limit the maximum high voltage, which will be passed by the PCA9545A. This allows the use of different bus voltages on each pair, so that 1.8-V, 2.5-V, or 3.3-V parts can communicate with 5-V parts, without any additional protection. External pull-up resistors pull the bus up to the desired voltage level for each channel. All I/O terminals are 5.5 V tolerant.

#### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)	
PCA9545A	TSSOP (20)	6.50 mm x 4.40 mm	

(1) For all available packages, see the orderable addendum at the end of the data sheet.

## Simplified Application Diagram





## **Table of Contents**


<ul> <li>Applicat</li> <li>Descript</li> <li>Simplifies</li> <li>Revision</li> <li>Pin Conf</li> <li>Specification</li> <li>7.1 Absorbase</li> <li>7.2 Han</li> <li>7.3 Reconstruction</li> </ul>	sions       1         cions       1         cion       1         ced Application Diagram       1         n History       2         figuration and Functions       3         actions       4         olute Maximum Ratings       4         dling Ratings       4         ommended Operating Conditions       4         ctrical Characteristics       5	10 11 12	9.4 9.5 9.6 <b>App</b> 10.1 10.2 <b>Pow</b> 11.1	rer Supply Recommendations  Power-On Reset Errata  Dut  Layout Guidelines	12 15 17 17 17 20 20 20
7.1 Absorption 7.2 Han 7.3 Recorption 7.4 Electron 7.5 I <sup>2</sup> C I 7.6 Swit 7.7 Inter 8 Paramet 9 Detailed 9.1 Ove	olute Maximum Ratings 4 dling Ratings 4	12	11.1 <b>Layo</b> 12.1 12.2 <b>Devi</b> 13.1 13.2 13.3 <b>Mec</b>	Power-On Reset Errata  Layout Guidelines  Layout Example  ice and Documentation Support  Trademarks  Electrostatic Discharge Caution	20 20 21 22 22 22 22

## 5 Revision History

Cł	hanges from Revision October 2006 (C) to Revision D Page						
•	Added Added RESET Errata section	12					
•	Added Power-On Reset Errata section	20					



## 6 Pin Configuration and Functions



#### **Pin Functions**

	PI	N		
NAME	DGV, DW, PW, AND RGY	RGW	GQN AND ZQN	DESCRIPTION
A0	1	19	A2	Address input 0. Connect directly to $V_{CC}$ or ground.
A1	2	20	A1	Address input 1. Connect directly to V <sub>CC</sub> or ground.
RESET	3	1	В3	Active-low reset input. Connect to $V_{DPUM}^{(1)}$ through a pull-up resistor, if not used.
ĪNT0	4	2	B1	Active-low interrupt input 0. Connect to V <sub>DPU0</sub> <sup>(1)</sup> through a pull-up resistor.
SD0	5	3	C2	Serial data 0. Connect to V <sub>DPU0</sub> <sup>(1)</sup> through a pull-up resistor.
SC0	6	4	C1	Serial clock 0. Connect to V <sub>DPU0</sub> <sup>(1)</sup> through a pull-up resistor.
ĪNT1	7	5	D3	Active-low interrupt input 1. Connect to V <sub>DPU1</sub> <sup>(1)</sup> through a pull-up resistor.
SD1	8	6	D1	Serial data 1. Connect to V <sub>DPU1</sub> <sup>(1)</sup> through a pull-up resistor.
SC1	9	7	E2	Serial clock 1. Connect to V <sub>DPU1</sub> <sup>(1)</sup> through a pull-up resistor.
GND	10	8	E1	Ground
ĪNT2	11	9	E3	Active-low interrupt input 2. Connect to V <sub>DPU2</sub> <sup>(1)</sup> through a pull-up resistor.
SD2	12	10	E4	Serial data 2. Connect to V <sub>DPU2</sub> <sup>(1)</sup> through a pull-up resistor.
SC2	13	11	D2	Serial clock 2. Connect to V <sub>DPU2</sub> <sup>(1)</sup> through a pull-up resistor.
ĪNT3	14	12	D4	Active-low interrupt input 3. Connect to V <sub>DPU3</sub> <sup>(1)</sup> through a pull-up resistor.
SD3	15	13	C3	Serial data 3. Connect to V <sub>DPU3</sub> <sup>(1)</sup> through a pull-up resistor.
SC3	16	14	C4	Serial clock 3. Connect to V <sub>DPU3</sub> <sup>(1)</sup> through a pull-up resistor.
ĪNT	17	15	B2	Active-low interrupt output. Connect to $V_{\text{DPUM}}^{(1)}$ through a pull-up resistor.
SCL	18	16	B4	Serial clock line. Connect to V <sub>DPUM</sub> <sup>(1)</sup> through a pull-up resistor.
SDA	19	17	A4	Serial data line. Connect to V <sub>DPUM</sub> <sup>(1)</sup> through a pull-up resistor.
VCC	20	18	A3	Supply power

<sup>(1)</sup> V<sub>DPUX</sub> is the pull-up reference voltage for the associated data line. V<sub>DPUM</sub> is the master I<sup>2</sup>C reference voltage while V<sub>DPU0</sub>-V<sub>DPU3</sub> are the slave channel reference voltages.



## 7 Specifications

## 7.1 Absolute Maximum Ratings<sup>(1)</sup>

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage range		-0.5	7	V
VI	Input voltage range <sup>(2)</sup>		-0.5	7	V
I	Input current			±20	mA
Io	Output current			±25	mA
	Continuous current through V <sub>CC</sub>			±100	mA
	Continuous current through GND			±100	mA
	Package thermal impedance <sup>(3)</sup>	DGV package		92	
		DW package		58	
0		GQN/ZQN package		78	°C/W
$\theta_{JA}$		PW package		83	C/VV
		RGW package		TBD	
		RGY package		47	
P <sub>tot</sub>	Total power dissipation			400	mW
T <sub>A</sub>	Operating free-air temperature range		-40	85	°C

<sup>(1)</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## 7.2 Handling Ratings

			MIN	MAX	UNIT
T <sub>stg</sub>	Storage temperature rang	e	-65	150	°C
V <sub>(ESD)</sub> Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins (1)	0	2000	V	
	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins (2)	0	1000	V

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

## 7.3 Recommended Operating Conditions<sup>(1)</sup>

			MIN	MAX	UNIT
$V_{CC}$	Supply voltage		2.3	5.5	V
V		SCL, SDA	0.7 × V <sub>CC</sub>	6	\/
V <sub>IH</sub>	High-level input voltage	A1, A0, INT3-INT0, RESET	0.7 × V <sub>CC</sub>	V <sub>CC</sub> + 0.5	V
V	Law laveling structure	SCL, SDA	-0.5	0.3 × V <sub>CC</sub>	V
V <sub>IL</sub> Low-level input voltage	Low-level input voltage	A1, A0, INT3-INT0, RESET	-0.5	0.3 × V <sub>CC</sub>	V
T <sub>A</sub>	Operating free-air temperature		-40	85	°C

All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

<sup>(2)</sup> The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

<sup>(3)</sup> The package thermal impedance is calculated in accordance with JESD 51-7.

<sup>(2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



## 7.4 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETE	R	TEST CO	ONDITIONS	V <sub>cc</sub>	MIN	TYP <sup>(1)</sup>	MAX	UNIT
V <sub>POR</sub>	Power-on reset v	oltage <sup>(2)</sup>	No load,	$V_I = V_{CC}$ or GND	$V_{POR}$		1.6	2.1	V
					5 V		3.6		
					4.5 V to 5.5 V	2.6		4.5	
.,	0		.,	100 1	3.3 V		1.9		.,
$V_{pass}$	Switch output vol	tage	$V_{SWin} = V_{CC}$	$I_{SWout} = -100 \mu A$	3 V to 3.6 V	1.6		2.8	V
					2.5 V		1.5		
					2.3 V to 2.7 V	1.1		2	
I <sub>OH</sub>	ĪNT		$V_O = V_{CC}$		2.3 V to 5.5 V			10	μA
	001 004		V <sub>OL</sub> = 0.4 V			3	7		
I <sub>OL</sub>	SCL, SDA		V <sub>OL</sub> = 0.6 V		2.3 V to 5.5 V	6	10		mA
	ĪNT		V <sub>OL</sub> = 0.4 V			3			
	SCL, SDA							±1	
	SC3-SC0, SD3-	SD0						±1	
I	A1, A0		$V_I = V_{CC}$ or GND		2.3 V to 5.5 V			±1	μA
	INT3-INT0							±1	,
	RESET							±1	
		f <sub>SCL</sub> = 100 kHz	$V_I = V_{CC}$ or GND, $I_O = 0$		5.5 V		3	12	
				$I_{O} = 0$	3.6 V		3	11	μΑ
					2.7 V		3	10	
		tandby mode	V <sub>I</sub> = GND,	I <sub>O</sub> = 0	5.5 V		0.3	1	
I <sub>CC</sub>					3.6 V		0.1	1	
					2.7 V		0.1	1	
	Standby mode			5.5 V		0.3	1	-	
			$V_I = V_{CC},$ $I_O = 0$	3.6 V		0.1	1		
				-	2.7 V		0.1	1	1
		INTO INTO	One INT3-INT0 i Other inputs at V				8	15	
	Supply-current	INT3-INT0	One INT3-INT0 i Other inputs at V	nput at V <sub>CC</sub> – 0.6 V, <sub>CC</sub> or GND			8	15	
ΔI <sub>CC</sub>	change	CCL CDA	SCL or SDA inpu Other inputs at V		2.3 V to 5.5 V		8	15	μA
		SCL, SDA	SCL or SDA inpu Other inputs at V	t at V <sub>CC</sub> – 0.6 V, <sub>CC</sub> or GND			8	15	
	A1, A0						4.5	6	
C <sub>i</sub>	ĪNT3–ĪNT0		$V_I = V_{CC}$ or GND		2.3 V to 5.5 V		4.5	6	pF
	RESET						4.5	5.5	
C (3)	SCL, SDA		\/ \/ == CND	Cuitab OFF	221/45 5 5 1		15	19	۰۲
C <sub>io(OFF)</sub> (3)	SC3-SC0, SD3-	SC3-SC0, SD3-SD0		, Switch OFF	2.3 V to 5.5 V		6	8	pF
			V 0.434		4.5 V to 5.5 V	4	9	16	
R <sub>ON</sub>	Switch on-state r	esistance	$V_{O} = 0.4 \text{ V}, \qquad I_{O} = 15 \text{ mA}$	3 V to 3.6 V	5	11	20	Ω	
			V <sub>O</sub> = 0.4 V,	I <sub>O</sub> = 10 mA	2.3 V to 2.7 V	7	16	45	

 <sup>(1)</sup> All typical values are at nominal supply voltage (2.5-V, 3.3-V, or 5-V V<sub>CC</sub>), T<sub>A</sub> = 25°C.
 (2) The power-on reset circuit resets the I<sup>2</sup>C bus logic with V<sub>CC</sub> < V<sub>POR</sub>. V<sub>CC</sub> must be lowered to 0.2 V to reset the device.
 (3) C<sub>io(ON)</sub> depends on the device capacitance and load that is downstream from the device.



## 7.5 I<sup>2</sup>C Interface Timing Requirements

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

				STANDARD MODE FAST M 12C BUS 12C B			UNIT
			MIN	MAX	MIN	MAX	
f <sub>scl</sub>	I <sup>2</sup> C clock frequency		0	100	0	400	kHz
t <sub>sch</sub>	I <sup>2</sup> C clock high time		4		0.6		μs
t <sub>scl</sub>	I <sup>2</sup> C clock low time		4.7		1.3		μs
t <sub>sp</sub>	I <sup>2</sup> C spike time			50		50	ns
t <sub>sds</sub>	I <sup>2</sup> C serial-data setup time		250		100		ns
t <sub>sdh</sub>	I <sup>2</sup> C serial-data hold time		0 <sup>(1)</sup>		0 <sup>(1)</sup>		μs
t <sub>icr</sub>	I <sup>2</sup> C input rise time			1000	20 + 0.1C <sub>b</sub> <sup>(2)</sup>	300	ns
t <sub>icf</sub>	I <sup>2</sup> C input fall time			300	20 + 0.1C <sub>b</sub> <sup>(2)</sup>	300	ns
t <sub>ocf</sub>	I <sup>2</sup> C output fall time	10-pF to 400-pF bus		300	20 + 0.1C <sub>b</sub> <sup>(2)</sup>	300	ns
t <sub>buf</sub>	I <sup>2</sup> C bus free time between stop an	d start	4.7		1.3		μs
t <sub>sts</sub>	I <sup>2</sup> C start or repeated start condition	n setup	4.7		0.6		μs
t <sub>sth</sub>	I <sup>2</sup> C start or repeated start condition	n hold	4		0.6		μs
t <sub>sps</sub>	I <sup>2</sup> C stop condition setup		4		0.6		μs
t <sub>vdL(Data)</sub>	Valid-data time (high to low) <sup>(3)</sup>	SCL low to SDA output low valid		1		1	μs
t <sub>vdH(Data)</sub>	Valid-data time (low to high) (3)	SCL low to SDA output high valid		0.6		0.6	μs
t <sub>vd(ack)</sub>	Valid-data time of ACK condition	ACK signal from SCL low to SDA output low		1		1	μs
C <sub>b</sub>	I <sup>2</sup> C bus capacitive load			400		400	pF

 <sup>(1)</sup> A device internally must provide a hold time of at least 300 ns for the SDA signal (referred to as the V<sub>IH</sub> min of the SCL signal), in order to bridge the undefined region of the falling edge of SCL.
 (2) C<sub>b</sub> = total bus capacitance of one bus line in pF
 (3) Data taken using a 1-kΩ pull-up resistor and 50-pF load (see Figure 1)



## 7.6 Switching Characteristics

over recommended operating free-air temperature range, C<sub>L</sub> ≤ 100 pF (unless otherwise noted) (see Figure 3)

PARAMETER		FROM (INPUT)	TO (OUTPUT)	MIN MAX	UNIT	
t <sub>pd</sub> (1)	Propagation delay time	$R_{ON} = 20 \Omega, C_L = 15 pF$ $R_{ON} = 20 \Omega, C_L = 50 pF$	SDA or SCL	SDn or SCn	0.3	ns
t <sub>iv</sub>	Interrupt valid time <sup>(2)</sup>	$R_{ON} = 20 \Omega$ , $C_L = 50 \text{ pF}$	ĪNTn	ĪNT	4	μs
t <sub>ir</sub>	Interrupt reset delay time (2)		ĪNTn	ĪNT	2	μs

The propagation delay is the calculated RC time constant of the typical ON-state resistance of the switch and the specified load capacitance, when driven by an ideal voltage source (zero output impedance). Data taken using a 4.7-k $\Omega$  pull-up resistor and 100-pF load (see Figure 3)

## 7.7 Interrupt and Reset Timing Requirements


over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3)

	PARAMETER	MIN	MAX	UNIT
t <sub>PWRL</sub>	Low-level pulse duration rejection of INTn inputs	1		μs
t <sub>PWRH</sub>	High-level pulse duration rejection of INTn inputs	0.5		μs
t <sub>WL</sub>	Pulse duration, RESET low	6		ns
t <sub>rst</sub> (1)	RESET time (SDA clear)		500	ns
t <sub>REC(STA)</sub>	Recovery time from RESET to start	0		ns


<sup>(1)</sup>  $t_{rst}$  is the propagation delay measured from the time the  $\overline{RESET}$  pin is first asserted low to the time the SDA pin is asserted high, signaling a stop condition. It must be a minimum of t<sub>WL</sub>.




## 8 Parameter Measurement Information



#### I<sup>2</sup>C PORT LOAD CONFIGURATION



BYTE	DESCRIPTION
1	I <sup>2</sup> C address + R/W
2	Control register data



## **VOLTAGE WAVEFORMS**

- A. C<sub>L</sub> includes probe and jig capacitance.
- B. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50 \Omega$ ,  $t_f/t_f = 30 \text{ ns}$ .
- C. The outputs are measured one at a time, with one transition per measurement.

Figure 1. I<sup>2</sup>C Interface Load Circuit, Byte Descriptions, and Voltage Waveforms

Submit Documentation Feedback

Copyright © 2005–2014, Texas Instruments Incorporated



## **Parameter Measurement Information (continued)**






Figure 2. Reset Timing



## INTERRUPT LOAD CONFIGURATION



- A. C<sub>L</sub> includes probe and jig capacitance.
- B. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50 \Omega$ ,  $t_r/t_f = 30 \text{ ns}$ .

Figure 3. Interrupt Load Circuit and Voltage Waveforms

Product Folder Links: PCA9545A

oraled Submit Documentation i



## 9 Detailed Description

#### 9.1 Overview

The PCA9545A is a 4-channel, bidirectional translating I<sup>2</sup>C switch. The master SCL/SDA signal pair is directed to four channels of slave devices, SC0/SD0-SC3/SD3. Any individual downstream channel can be selected as well as any combination of the four channels. The PCA9545A also supports interrupt signals in order for the master to detect an interrupt on the INT output terminal that can result from any of the slave devices connected to the INT3-INT0 input terminals.


The device offers an active-low RESET input which resets the state machine and allows the PCA9545A to recover should one of the downstream I<sup>2</sup>C buses get stuck in a low state. The state machine of the device can also be reset by cycling the power supply, V<sub>CC</sub>, also known as a power-on reset (POR). Both the RESET function and a POR will cause all channels to be deselected.

The connections of the I<sup>2</sup>C data path are controlled by the same I<sup>2</sup>C master device that is switched to communicate with multiple I<sup>2</sup>C slaves. After the successful acknowledgment of the slave address (hardware selectable by A0 and A1 terminals), a single 8-bit control register is written to or read from to determine the selected channels and state of the interrupts.

The PCA9545A may also be used for voltage translation, allowing the use of different bus voltages on each SCn/SDn pair such that 1.8-V, 2.5-V, or 3.3-V parts can communicate with 5-V parts. This is achieved by using external pull-up resistors to pull the bus up to the desired voltage for the master and each slave channel.



## 9.2 Functional Block Diagram



Pin numbers shown are for DGV, DW, PW, and RGY packages.



## 9.3 Feature Description

The PCA9545A is a 4-channel, bidirectional translating switch for I<sup>2</sup>C buses that supports Standard-Mode (100 kHz) and Fast-Mode (400 kHz) operation. The PCA9545A features I<sup>2</sup>C control using a single 8-bit control register in which the four least significant bits control the enabling and disabling of the 4 switch channels of I<sup>2</sup>C data flow. The PCA9545A also supports interrupt signals for each slave channel and this data is held in the four most significant bits of the control register. Depending on the application, voltage translation of the I<sup>2</sup>C bus can also be achieved using the PCA9545A to allow 1.8-V, 2.5-V, or 3.3-V parts to communicate with 5-V parts. Additionally, in the event that communication on the I<sup>2</sup>C bus enters a fault state, the PCA9545A can be reset to resume normal operation using the RESET pin feature or by a power-on reset which results from cycling power to the device.

#### 9.4 Device Functional Modes

## 9.4.1 RESET Input

The  $\overline{\text{RESET}}$  input can be used to recover the PCA9545A from a bus-fault condition. The registers and the I<sup>2</sup>C state machine within this device initialize to their default states if this signal is asserted low for a minimum of  $t_{WL}$ . All channels also are deselected in this case.  $\overline{\text{RESET}}$  must be connected to  $V_{CC}$  through a pull-up resistor.

## 9.4.1.1 RESET Errata

If RESET voltage set higher than VCC, current will flow from RESET pin to VCC pin.

#### **System Impact**

VCC will be pulled above its regular voltage level

### **System Workaround**

Design such that RESET voltage is same or lower than VCC

#### 9.4.2 Power-On Reset

When power is applied to VCC, an internal power-on reset holds the PCA9545A in a reset condition until  $V_{CC}$  has reached  $V_{PORR}$ . At this point, the reset condition is released and the PCA9545A registers and  $I^2C$  state machine are initialized to their default states, all zeroes, causing all the channels to be deselected. Thereafter,  $V_{CC}$  must be lowered below at least  $V_{PORF}$  to reset the device.

Refer to the Power-On Reset Errata section.

#### 9.5 Programming

## 9.5.1 I<sup>2</sup>C Interface

The I<sup>2</sup>C bus is for two-way two-line communication between different ICs or modules. The two lines are a serial data line (SDA) and a serial clock line (SCL). Both lines must be connected to a positive supply via a pull-up resistor when connected to the output stages of a device. Data transfer can be initiated only when the bus is not busy.

One data bit is transferred during each clock pulse. The data on the SDA line must remain stable during the high period of the clock pulse, as changes in the data line at this time are interpreted as control signals (see Figure 4).



## **Programming (continued)**




Figure 4. Bit Transfer

Both data and clock lines remain high when the bus is not busy. A high-to-low transition of the data line while the clock is high is defined as the start condition (S). A low-to-high transition of the data line while the clock is high is defined as the stop condition (P) (see Figure 5).




Figure 5. Definition of Start and Stop Conditions

A device generating a message is a transmitter; a device receiving a message is the receiver. The device that controls the message is the master, and the devices that are controlled by the master are the slaves (see Figure 6).




Figure 6. System Configuration

The number of data bytes transferred between the start and the stop conditions from transmitter to receiver is not limited. Each byte of eight bits is followed by one acknowledge (ACK) bit. The transmitter must release the SDA line before the receiver can send an ACK bit.

When a slave receiver is addressed, it must generate an ACK after the reception of each byte. Also, a master must generate an ACK after the reception of each byte that has been clocked out of the slave transmitter. The device that acknowledges must pull down the SDA line during the ACK clock pulse so that the SDA line is stable low during the high pulse of the ACK-related clock period (see Figure 7). Setup and hold times must be taken into account.

Copyright © 2005–2014, Texas Instruments Incorporated



## **Programming (continued)**




Figure 7. Acknowledgment on the I<sup>2</sup>C Bus

A master receiver must signal an end of data to the transmitter by not generating an acknowledge (NACK) after the last byte has been clocked out of the slave. This is done by the master receiver by holding the SDA line high. In this event, the transmitter must release the data line to enable the master to generate a stop condition.

Data is transmitted to the PCA9545A control register using the write mode shown in Figure 8.




Figure 8. Write Control Register

Data is read from the PCA9545A control register using the read mode shown in Figure 9.




Figure 9. Read Control Register

Product Folder Links: PCA9545A

14



## 9.6 Control Register

#### 9.6.1 Device Address

Following a start condition, the bus master must output the address of the slave it is accessing. The address of the PCA9545A is shown in Figure 10. To conserve power, no internal pull-up resistors are incorporated on the hardware-selectable address terminals, and they must be pulled high or low.




Figure 10. PCA9545A Address

The last bit of the slave address defines the operation to be performed. When set to a logic 1, a read is selected, while a logic 0 selects a write operation.

## 9.6.2 Control Register Description

Following the successful acknowledgment of the slave address, the bus master sends a byte to the PCA9545A, which is stored in the control register (see Figure 11). If multiple bytes are received by the PCA9545A, it saves the last byte received. This register can be written and read via the I<sup>2</sup>C bus.




Figure 11. Control Register

#### 9.6.3 Control Register Definition

One or several SCn/SDn downstream pairs, or channels, are selected by the contents of the control register (see Table 1). After the PCA9545A has been addressed, the control register is written. The four LSBs of the control byte are used to determine which channel or channels are to be selected. When a channel is selected, the channel becomes active after a stop condition has been placed on the I<sup>2</sup>C bus. This ensures that all SCn/SDn lines are in a high state when the channel is made active, so that no false conditions are generated at the time of connection. A stop condition must occur always right after the acknowledge cycle.



## **Control Register (continued)**

Table 1. Control Register Write (Channel Selection), Control Register Read (Channel Status)(1)

ĪNT3	ĪNT2	ĪNT1	ĪNT0	В3	B2	B1	В0	COMMAND				
Х	X	X	X	X	Х	X	0	Channel 0 disabled				
^	^	^	^	^	^	^	1	Channel 0 enabled				
X	X	X	X	X	Χ	0	X	Channel 1 disabled				
^	^	^	^	^	^	1	^	Channel 1 enabled				
V	X	V	V	V	V	V	X	X	0	Х	X	Channel 2 disabled
X	^	X	^	^	^	1	^	^	Channel 2 enabled			
Х	X	V	X	X	0		Х	X	X	Channel 3 disabled		
^	^	^	^	1	^	^	^	Channel 3 enabled				
0	0	0	0	0	0	Х	0	No channel selected, power-up/reset default state				

<sup>(1)</sup> Several channels can be enabled at the same time. For example, B3 = 0, B2 = 1, B1 = 1, B0 = 0 means that channels 0 and 3 are disabled, and channels 1 are 2 and enabled. Care should be taken not to exceed the maximum bus capacity.

#### 9.6.4 Interrupt Handling

The PCA9545A provides four interrupt inputs (one for each channel) and one open-drain interrupt output (see Table 2). When an interrupt is generated by any device, it is detected by the PCA9545A and the interrupt output is driven low. The channel does not need to be active for detection of the interrupt. A bit also is set in the control register.

Bits 4–7 of the control register correspond to channels 0–3 of the PCA9545A, respectively. Therefore, if an interrupt is generated by any device connected to channel 1, the state of the interrupt inputs is loaded into the control register when a read is accomplished. Likewise, an interrupt on any device connected to channel 0 would cause bit 4 of the control register to be set on the read. The master then can address the PCA9545A and read the contents of the control register to determine which channel contains the device generating the interrupt. The master then can reconfigure the PCA9545A to select this channel and locate the device generating the interrupt and clear it.

It should be noted that more than one device can provide an interrupt on a channel, so it is up to the master to ensure that all devices on a channel are interrogated for an interrupt.

The interrupt inputs can be used as general-purpose inputs if the interrupt function is not required.

If unused, interrupt input(s) must be connected to V<sub>CC</sub>.

Table 2. Control Register Read (Interrupt)(1)

ĪNT3	ĪNT2	ĪNT1	ĪNT0	В3	B2	B1	В0	COMMAND		
X	X	V	0	X	X	X	V	No interrupt on channel 0		
^	^	X	1	^	^	^	^	Interrupt on channel 0		
V	V	0	V	V	V	V	V	No interrupt on channel 1		
X	X	1	X	X	X	X	Х	Interrupt on channel 1		
V	0	V	V	X	V	V	V	No interrupt on channel 2		
X	1	^	X	^	X	X	^	Interrupt on channel 2		
0	X	Х	Х	Х	V	V	V	No interrupt on channel 3		
1	^	^	^	^	X X		^	Interrupt on channel 3		

<sup>(1)</sup> Several interrupts can be active at the same time. For example,  $\overline{\text{INT3}} = 0$ ,  $\overline{\text{INT2}} = 1$ ,  $\overline{\text{INT1}} = 1$ ,  $\overline{\text{INT0}} = 0$  means that there is no interrupt on channels 0 and 3, and there is interrupt on channels 1 and 2.



## 10 Application and Implementation

## 10.1 Application Information

Applications of the PCA9545A will contain an I<sup>2</sup>C (or SMBus) master device and up to four I<sup>2</sup>C slave devices. The downstream channels are ideally used to resolve I<sup>2</sup>C slave address conflicts. For example, if four identical digital temperature sensors are needed in the application, one sensor can be connected at each channel: 0, 1, 2, and 3. When the temperature at a specific location needs to be read, the appropriate channel can be enabled and all other channels switched off, the data can be retrieved, and the I<sup>2</sup>C master can move on and read the next channel.

In an application where the I<sup>2</sup>C bus will contain many additional slave devices that do not result in I<sup>2</sup>C slave address conflicts, these slave devices can be connected to any desired channel to distribute the total bus capacitance across multiple channels. If multiple switches will be enabled simultaneously, additional design requirements must be considered (See *Design Requirements* and *Detailed Design Procedure*).

## 10.2 Typical Application

A typical application of the PCA9545A will contain anywhere from 1 to 5 separate data pull-up voltages,  $V_{DPUX}$ , one for the master device ( $V_{DPUM}$ ) and one for each of the selectable slave channels ( $V_{DPU0} - V_{DPU3}$ ). In the event where the master device and all slave devices operate at the same voltage, then the pass voltage,  $V_{pass} = V_{DPUX}$ . Once the maximum  $V_{pass}$  is known,  $V_{cc}$  can be selected easily using Figure 13. In an application where voltage translation is necessary, additional design requirements must be considered (See *Design Requirements*).

Figure 12 shows an application in which the PCA9545A can be used.




Figure 12. Typical Application Schematic

Product Folder Links: PCA9545A



## **Typical Application (continued)**

## 10.2.1 Design Requirements

The pull-up resistors on the INT3-INT0 terminals in the application schematic are not required in all applications. If the device generating the interrupt has an open-drain output structure or can be tri-stated, a pull-up resistor is required. If the device generating the interrupt has a push-pull output structure and cannot be tri-stated, a pull-up resistor is not required. The interrupt inputs should not be left floating in the application.

The A0 and A1 terminals are hardware selectable to control the slave address of the PCA9545A. These terminals may be tied directly to GND or  $V_{CC}$  in the application.

If multiple slave channels will be activated simultaneously in the application, then the total  $I_{OL}$  from SCL/SDA to GND on the master side will be the sum of the currents through all pull-up resistors,  $R_p$ .

The pass-gate transistors of the PCA9545A are constructed such that the  $V_{CC}$  voltage can be used to limit the maximum voltage that is passed from one  $I^2C$  bus to another.

Figure 13 shows the voltage characteristics of the pass-gate transistors (note that the graph was generated using data specified in the *Electrical Characteristics* section of this data sheet). In order for the PCA9545A to act as a voltage translator, the V<sub>pass</sub> voltage must be equal to or lower than the lowest bus voltage. For example, if the main bus is running at 5 V and the downstream buses are 3.3 V and 2.7 V, V<sub>pass</sub> must be equal to or below 2.7 V to effectively clamp the downstream bus voltages. As shown in Figure 13, V<sub>pass(max)</sub> is 2.7 V when the PCA9545A supply voltage is 4 V or lower, so the PCA9545A supply voltage could be set to 3.3 V. Pull-up resistors then can be used to bring the bus voltages to their appropriate levels (see Figure 12).

#### 10.2.2 Detailed Design Procedure

Once all the slaves are assigned to the appropriate slave channels and bus voltages are identified, the pull-up resistors,  $R_p$ , for each of the buses need to be selected appropriately. The minimum pull-up resistance is a function of  $V_{DPIJX}$ ,  $V_{OL(max)}$ , and  $I_{OL}$ :

function of 
$$V_{DPUX}$$
,  $V_{OL,(max)}$ , and  $I_{OL}$ :
$$R_{p(min)} = \frac{V_{DPUX} - V_{OL(max)}}{I_{OL}}$$
(1)


The maximum pull-up resistance is a function of the maximum rise time,  $t_r$  (300 ns for fast-mode operation,  $f_{SCL}$  = 400 kHz) and bus capacitance,  $C_b$ :

$$\mathsf{R}_{\mathsf{p}(\mathsf{max})} = \frac{t_{\mathsf{r}}}{0.8473 \times \mathsf{C}_{\mathsf{b}}} \tag{2}$$

The maximum bus capacitance for an  $I^2C$  bus must not exceed 400 pF for fast-mode operation. The bus capacitance can be approximated by adding the capacitance of the PCA9545A,  $C_{io(OFF)}$ , the capacitance of wires/connections/traces, and the capacitance of each individual slave on a given channel. If multiple channels will be activated simultaneously, each of the slaves on all channels will contribute to total bus capacitance.



# Typical Application (continued) 10.2.3 PCA9545A Application Curves






## 11 Power Supply Recommendations

The operating power-supply voltage range of the PCA9545A is 2.3 V to 5.5 V applied at the VCC pin. When the PCA9545A is powered on for the first time or anytime the device needs to be reset by cycling the power supply, the power-on reset requirements must be followed to ensure the I<sup>2</sup>C bus logic is initialized properly.

#### 11.1 Power-On Reset Errata

A power-on reset condition can be missed if the VCC ramps are outside specification listed below.



#### **System Impact**

If ramp conditions are outside timing allowances above, POR condition can be missed, causing the device to lock up.

## 12 Layout

## 12.1 Layout Guidelines


For PCB layout of the PCA9545A, common PCB layout practices should be followed but additional concerns related to high-speed data transfer such as matched impedances and differential pairs are not a concern for I<sup>2</sup>C signal speeds. It is common to have a dedicated ground plane on an inner layer of the board and terminals that are connected to ground should have a low-impedance path to the ground plane in the form of wide polygon pours and multiple vias. By-pass and de-coupling capacitors are commonly used to control the voltage on the VCC terminal, using a larger capacitor to provide additional power in the event of a short power supply glitch and a smaller capacitor to filter out high-frequency ripple.

In an application where voltage translation is not required, all  $V_{DPUX}$  voltages and  $V_{CC}$  could be at the same potential and a single copper plane could connect all of pull-up resistors to the appropriate reference voltage. In an application where voltage translation is required,  $V_{DPUM}$ ,  $V_{DPUM}$ ,  $V_{DPUM}$ ,  $V_{DPUM}$ ,  $V_{DPUM}$ , and  $V_{DPUM}$  may all be on the same layer of the board with split planes to isolate different voltage potentials.

To reduce the total I<sup>2</sup>C bus capacitance added by PCB parasitics, data lines (SCn, SDn and INTn) should be a short as possible and the widths of the traces should also be minimized (e.g. 5-10 mils depending on copper weight).



## 12.2 Layout Example





## 13 Device and Documentation Support

#### 13.1 Trademarks

All trademarks are the property of their respective owners.

## 13.2 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

## 13.3 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

## 14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation





17-May-2014

## **PACKAGING INFORMATION**

Orderable Device		Package Type		Pins		Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
PCA9545ADGVRG4	OBSOLETE	TVSOP	DGV	20		TBD	Call TI	Call TI	-40 to 85		
PCA9545ADW	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	PCA9545A	Samples
PCA9545ADWG4	ACTIVE	SOIC	DW	20		TBD	Call TI	Call TI	-40 to 85		Samples
PCA9545ADWR	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	PCA9545A	Samples
PCA9545ADWRG4	ACTIVE	SOIC	DW	20		TBD	Call TI	Call TI	-40 to 85		Samples
PCA9545AGQNR	OBSOLETE	BGA MICROSTAR JUNIOR	GQN	20		TBD	Call TI	Call TI	-40 to 85	PD545A	
PCA9545APW	ACTIVE	TSSOP	PW	20	70	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	PD545A	Samples
PCA9545APWE4	ACTIVE	TSSOP	PW	20	70	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM -40 to 85		PD545A	Samples
PCA9545APWG4	ACTIVE	TSSOP	PW	20		TBD	Call TI	Call TI -40 to 85			Samples
PCA9545APWR	ACTIVE	TSSOP	PW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM -40 to 85		PD545A	Samples
PCA9545APWRE4	ACTIVE	TSSOP	PW	20		TBD	Call TI	Call TI	-40 to 85		Samples
PCA9545APWRG4	ACTIVE	TSSOP	PW	20		TBD	Call TI	Call TI	-40 to 85		Samples
PCA9545APWT	ACTIVE	TSSOP	PW	20	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	PD545A	Samples
PCA9545APWTE4	ACTIVE	TSSOP	PW	20		TBD	Call TI	Call TI	-40 to 85		Samples
PCA9545APWTG4	ACTIVE	TSSOP	PW	20		TBD	Call TI	Call TI	-40 to 85		Samples
PCA9545ARGYR	ACTIVE	VQFN	RGY	20	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	PD545A	Samples
PCA9545ARGYRG4	ACTIVE	VQFN	RGY	20	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	PD545A	Samples
PCA9545AZQNR	ACTIVE	BGA MICROSTAR JUNIOR	ZQN	20	1000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 85	PD545A	Samples



## PACKAGE OPTION ADDENDUM

17-May-2014

(1) The marketing status values are defined as follows:

www.ti.com

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.


**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## **PACKAGE MATERIALS INFORMATION**

www.ti.com 5-Feb-2013


## TAPE AND REEL INFORMATION



# TAPE DIMENSIONS KO P1 BO W Cavity AO

	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

All differsions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
PCA9545ADWR	SOIC	DW	20	2000	330.0	24.4	10.8	13.0	2.7	12.0	24.0	Q1
PCA9545APWR	TSSOP	PW	20	2000	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1
PCA9545APWT	TSSOP	PW	20	250	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1
PCA9545ARGYR	VQFN	RGY	20	3000	330.0	12.4	3.8	4.8	1.6	8.0	12.0	Q1
PCA9545AZQNR	BGA MI CROSTA R JUNI OR	ZQN	20	1000	330.0	12.4	3.3	4.3	1.6	8.0	12.0	Q1

www.ti.com 5-Feb-2013




\*All dimensions are nominal

	1						
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
PCA9545ADWR	SOIC	DW	20	2000	367.0	367.0	45.0
PCA9545APWR	TSSOP	PW	20	2000	367.0	367.0	38.0
PCA9545APWT	TSSOP	PW	20	250	367.0	367.0	38.0
PCA9545ARGYR	VQFN	RGY	20	3000	367.0	367.0	35.0
PCA9545AZQNR	BGA MICROSTAR JUNIOR	ZQN	20	1000	338.1	338.1	20.6

# GQN (R-PBGA-N20)

## PLASTIC BALL GRID ARRAY




NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MO-285 variation BC-2.
- D. This package is tin-lead (SnPb). Refer to the 20 ZQN package (drawing 4204492) for lead-free.



# ZQN (R-PBGA-N20)

## PLASTIC BALL GRID ARRAY




NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MO-285 variation BC-2.
- D. This package is lead-free. Refer to the 20 GQN package (drawing 4200704) for tin-lead (SnPb).



DW (R-PDSO-G20)

## PLASTIC SMALL OUTLINE




NOTES: A. All linear dimensions are in inches (millimeters). Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-013 variation AC.



# DW (R-PDSO-G20)

## PLASTIC SMALL OUTLINE




- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Refer to IPC7351 for alternate board design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



PW (R-PDSO-G20)

## PLASTIC SMALL OUTLINE




- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153




# PW (R-PDSO-G20)

## PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.





NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. QFN (Quad Flatpack No-Lead) package configuration.
- D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- Pin 1 identifiers are located on both top and bottom of the package and within the zone indicated. The Pin 1 identifiers are either a molded, marked, or metal feature.
- G. Package complies to JEDEC MO-241 variation BA.



## RGY (R-PVQFN-N20)


## PLASTIC QUAD FLATPACK NO-LEAD

#### THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View

Exposed Thermal Pad Dimensions


4206353-4/P 03/14

NOTE: All linear dimensions are in millimeters



## RGY (R-PVQFN-N20)

## PLASTIC QUAD FLATPACK NO-LEAD



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat—Pack QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <a href="https://www.ti.com">http://www.ti.com</a>.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.



#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

### Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Communications and Telecom Amplifiers amplifier.ti.com www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps

DSP **Energy and Lighting** dsp.ti.com www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical logic.ti.com Logic Security www.ti.com/security

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers <u>microcontroller.ti.com</u> Video and Imaging <u>www.ti.com/video</u>

RFID <u>www.ti-rfid.com</u>

OMAP Applications Processors <u>www.ti.com/omap</u> TI E2E Community <u>e2e.ti.com</u>

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>