TOSHIBA MOS TYPE DEGITAL INTEGRATED CIRCUIT Silicon Monolithic CMOS Silicon Gate

TMP82C59AP-2/TMP82C59AM-2

PROGRAMMABLE INTERRUPT CONTROLLER

GENERAL DESCRIPTION

TMP82C59AP-2/AM-2 (hereinafter referred to as TMP82C59A) is a programmable interrupt controller. It handles up to eight vectored priority interrupts for the MPU. It is cascadable for up to 64 vectored priority interrupts without additional circuitry.

FEATURES

- Eight Level Priority Controller.
- Expandable to 64 Level.
- Interrupt Modes, Interrupt Mask, Vectored Address Programmable.
- Single +5V Power Supply.
- Supports 8085A, 8086 Microcomputer Interrupt Sequence.
- TTL Compatible.

2. PIN CONNECTIONS (TOP VIEW)

TMP82C59AP-2	/TMP82C59AM-2
<u>cs</u> □1	
WR □ 2	27 🗆 A ₀
RD □3	26 □ ĪNTA
D ₇	25 🗀 IR ₇
D ₆ □ 5	24 🗖 IR ₆
D ₅ □ 6	23 🗀 IR ₅
D4 🗖 7	22 🗀 IR4
D₃ □8	21 🗀 IR ₃
D ₂ 🗆 9	20 🗀 IR ₂
D ₁ 🖂 10	19 🗀 IR₁
D ₀ ☐ 11	18 🗀 IR ₀
CAS ₀ ☐ 12	17 🗀 INT
CAS₁ ☐ 13	16 SP/EN
V _{SS} (GND) ☐ 14	15 ☐ CAS ₂

3. PIN NAMES AND DESCRIPTION

Table 3.1

cation of CS. 2C59A 2C59A tion is
of CS. 2C59A 2C59A tion is
2C59A tion is trol a
tion is
trol a
naster
ffered In the 2C59A
errupt MPU's
an IR (Edge de.)
r data by the
s. It is writes PU A ₀

050489

4. FUNCTIONAL DESCRIPTION




Figure 4.1 BLOCK DIAGRAM

The TMP82C59A is connected to the system bus as shown in Figure 4.2 and operates as an interrupt controller.




Figure 4.2 Interface to the System Bus

4.1 GENERAL DESCRIPTION

Whenever an interrupt request is received via IRn, the TMP82C59A, judging its mask status and priority, set INT high for requesting interrupt to MPU. Then, according to response signal (INTA signal) from MPU or the system controller, the TMP82C59A outputs CALL op-code and vectored address data on to the data bus. MPU starts the interrupt service routine and the TMP82C59A stores which interrupt request has been serviced. At the end of the service routine, MPU resets it and informs the TMP82C59A of its end.

A ₀	D ₄	D ₃	RD	WR	C S	READ OPERATION		
0 1			0 0	1 1	0	IRR, ISR or interrupt request level $ ightarrow$ Data bus IMR $ ightarrow$ Data bus		
A ₀	D ₄	D ₃	RD	WR	ĊŚ	WRITE OPERATION		
0 0 0 1	0 0 1 ×	0 1 × ×	1 1 1	0 0 0	0 0 0	Data bus → OCW2 Data bus → OCW3 Data bus → ICW1 Data bus → OCW1, ICW2, ICW3 or ICW4		
A ₀	D ₄	D ₃	RD	WR	<u>cs</u>	HIGH IMPEDANCE		
×	× ×	×	1 ×	1 ×	0 1	Data bus (D_7 to D_0) High impedance Data bus (D_7 to D_0) High impedance		

Table 4.1 Basic Operation

050489

4.2 SYSTEM CONFIGURATION

The TMP82C59A consists of the following components.

- (1) Interrupt Request Register (IRR) and Inservice Register (ISR)
- (2) Priority Resolver
- (3) Interrupt Mask Register (IMR)
- (4) Data Bus Buffer
- (5) Read/Write Logic
- (6) Cascade Buffer/Comparator
- (7) Interrupt Request Register (IRR) and Inservice Register (ISR)

Interrupt requests from IRn inputs are processed by 2 registers, IRR and ISR. IRR holds interrupt request from the respective IRn inputs while ISR holds all interrupt levels that are being serviced by the MPU. Contents of IRR and ISR can be read out by the MPU.

(2) Priority Resolver

The priority resolver is the block that decides the interrupt request to be sent to MPU by judging priority. If the interrupt mask register (IMR) bit corresponding to IRn input is not set to 1, IRR sends the interrupt requests to the priority resolver.

Normally, when the interrupt request level having the highest priority among these interrupt request is higher than the content of ISR, that is, the priority of the interrupt request being serviced by the MPU, the TMP82C59A sends INT signal to the MPU. When $\overline{\text{INTA}}$ signal is input as a response from the MPU the TMP82C59A sends CALL op-code and the vectored address corresponding to an interrupt request of the highest priority to MPU, and resetting IRR bit corresponding to this interrupt request sets ISR bits. The MPU processes the interrupt service, sends a command to the TMP82C59A to accept interrupt requests of lower priority at the end of the interrupt service, and resets the corresponding ISR bits. The priority resolver has a register to assign the interrupt request input of lowest priority.

(3) Interrupt Mask Register (IMR)

The interrupt mask register normaly acts only on IRR, and disables interrupt requests from the masked IRn input. The mask for an interrupt request input does not affect its lower priority interrupt requests. In the special mask mode, this register also acts on ISR and enables acceptance of lower level interrupt requests than the interrupt request being serviced. The content of IMR can be read out.

(4) Data Bus Buffer

The data bus buffer consists of 8 bit 3 state bidirectional bus buffer interfacing with the system bus. Command words, status information CALL op-code and vectored addresses are transferred via this bus buffer.

(5) Read/Write Logic

This circuit controls the functions for decoding and accepting command words from MPU and for feeding status information to the data bus.

In addition, this circuit controls operations including ICW (Initialization Command Word) register and OCW (Operation Set Command Word) register.

 \overline{CS} : Low level input to \overline{CS} enables \overline{RD} or \overline{WR} input operation.

 \overline{WR} : When $\overline{WR} = \overline{CS} = 0$, a command write to the TMP82C59A is enabled.

 \overline{RD} : When $\overline{RD} = \overline{CS} = 0$, the contents of ISR, IRR and IMR and interrupt level in the poll mode can be read.

 A_0 : A_0 is used together with \overline{WR} and \overline{RD} signals for command write or status readout. It acts as a select signal for the one of command words or status information. It is normally connected to the one of address lines.

(6) Cascade Buffer/Comparator

When programmed as a slave device, this block stores the identification code as the slave and compares this identification code with the data on the 3 bit cascade lines $(CAS_{0^{-2}})$. When both agree, the slave interpretes that the slave itself is selected. In the case of the master, an identification signal corresponding to the accepted interrupt request inputs of the slave device are output for a period from the first \overline{INTA} signal to the last \overline{INTA} signal (second or third signal).

4.3 INTERRUPT SEQUENCE

(1) When the 8085A is used as the MPU

- (a) When one or more interrupt request become high level, IRR bits corresponding to that input are set.
- (b) The TMP82C59A judges the mask status and priority of these interrupt and outputs INT signal to MPU as necessary.
- (c) MPU outputs INTA signal in response to INT signal.
- (d) Upon receipt of INTA signal, the TMP82C59A outputs CALL op-code on the data bus.
- (e) Since 'CALL' is a 3-byte instruction, additional two INTA signals are consecutively sent from MPU.
- (f) Upon receipt of these two INTA signals, the TMP82C59A outputs the programmed vector address corresponding to the highest priority interrupt request. The TMP82C59A outputs the low-order address and then, the high-order address. Furthermore, the TMP82C59A sets the ISR bit corresponding to the interrupt request and resets IRR bit.
- (g) The above operations complete CALL instruction and MPU executes the interrupt service. In AEOI mode, ISR bits are automatically reset immediately after the above operations. Otherwise, ISR bits are kept in the set status till EOI command is input.

(2) When the 8086 is used as MPU

- (a) to (c) Same as (a) to (c) for the 8085A.
- (d) Even when INTA signal is received, the TMP82C59A keeps the data bus in high impedance state.
- (e) Another INTA signal is sent from MPU. The TMP82C59A outputs 8 bit pointer on the data bus, and sets the corresponding ISR bit and resets the IRR bit.
- (f) The above operations complete the interrupt acknowledge cycle. In AEOI mode, the ISR bit is automatically reset after the final INTA signal is received. Otherwise, ISR bits are kept in the set status till EOI command is input.

Further, if there is no interrupt request at the time of step (d) of the above interrupt sequence, (i.e., the request was too short in duration), the TMP82C59A performs the same operations as those when interrupt request are generated at IR7, but ISR bits are not set.

4.4 INTERRUPT SEQUENCE OUTPUT

(1) When the 8085A is used as the MPU

CALL op-code is output on the data bus upon receipt of the first INTA signal and the low-order vectored address and the high-order vectored address on the data bus upon receipt of the second and third INTA signals, respectively.

The vectored address A_5 to A_{15} on Table 4.3, 4.4 must be programmed in advance on the TMP82C59A. The remaining bits of the vectored addresses are produced by the TMP82C59A corresponding to interrupt request.

(2) When the 8086 is used as the MPU

When the first INTA signal is received, the data bus is placed in the high impedance state. When the second INTA signals is received, 8 bit pointer is output on the data bus. The 8 bit pointers T₇ to T₃ shown in Table 4.5 must be programmed in advance on the TMP82C59A. The remaining bits are automatically produced by the TMP82C59A corresponding to interrupts.

050489

(1) 8085A MODE

Table 4.2 For First INTA

D_7	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D_0	
1	1	0	0	1	1	0	1	

Table 4.3 For Second INTA

IR		INTERVAL = 4										
	D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀				
IR ₇	A ₇	A ₆	A ₅	1	1	1	0	0				
IR ₆	A ₇	A ₆	A ₅	1	1	0	0	0				
IR ₅	A ₇	A ₆	Α5	1	0	1	0	0				
IR ₄	A ₇	A ₆	A ₅	1	0	0	0	0				
IR ₃	A ₇	A6	A ₅	0	1	1	0	0				
IR ₂	A ₇	A ₆	A ₅	0	1	0	0	0				
IR ₁	A ₇	A ₆	A ₅	0	Ò	1	0	0				
IR ₀	A ₇	A ₆	A ₅	0	0	0	0	0				

050489

IR		INTERVAL = 8									
	D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀			
IR ₇	Α7	A ₆	1	1	1	0	0	0			
IR ₆	Α7	A ₆	1	1	0	0	0	0			
IR ₅	Α7	A ₆	1	0	1	0	0	0			
IR ₄	A ₇	A ₆	1	0	0	0	0	0			
IR ₃	Α7	A ₆	0	1	1	0	0	0			
IR ₂	Α7	A ₆	0	1	0	0	0	0			
IR ₁	A ₇	A ₆	0	0	1	0	0	0			
IR ₀	A ₇	A ₆	0	0	0	0	0	0			

050489

Table 4.2 For Third INTA

D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D_0
A ₁₅	A ₁₄	A ₁₃	A ₁₂	A ₁₁	A ₁₀	A9	Α8

050489

(2) 8086 MODE

Table 4.5 Second INTA

	D ₇	D ₆	D ₅	D ₄	D ₃	D ₂	D ₁	D ₀
IR ₇	T ₇	Т6	T ₅	T ₄	Т3	1	1	1
IR ₆	T ₇	Т6	T ₅	T ₄	T ₃	1	1	0
IR ₅	T ₇	T ₆	T ₅	T ₄	T ₃	1	0	1
IR ₄	T ₇	Т6	T ₅	T ₄	T ₃	1	0	0
IR ₃	T ₇	Т6	T ₅	T ₄	T ₃	0	1	1
IR ₂	T ₇	T ₆	T ₅	T ₄	T ₃	0	1	0
IR ₁	T ₇	Т6	T ₅	T ₄	T ₃	0	0	1
IR ₀	T ₇	Т6	T ₅	T ₄	T ₃	0	0	0

4.5 PROGRAMMING TMP82C59A

The TMP82C59A accepts the following 2 types of command words.

(1) Initialization Command Words (ICW)

Prior to operating the TMP82C59A, it is necessary to program this command.

(2) Operation Command Words (OCW)

This command is for operating the TMP82C59A in various operating modes and is programmable anytime during the TMP82C59A is in operation.

(1) ICW

There are 4 kinds of commands; ICW1, ICW2, ICW3 and ICW4.

Each of these command is not programmable independently. The initialization is made according to the initialization command sequence shown in Figure 4.3. ICW3 is used for cascade connection and ICW4 is for setting optional modes.




Figure 4.3 Initialization Command Sequence

ICW1

When $A_0=0$ and $D_4=1$, the initialization is interpreted as ICW1 and the initialization of following 5 items are made independently of content of the command:

- [1] The interrupt mask register (IMR) is cleared.
- [2] The interrupt request input IR7 becomes the lowest priority.
- [3] The special mask mode is cleared and IRR is assigned as the register for reading status information.
- [4] When $IC_4 = 0$, all function bits of ICW4 are set at "0".
- [5] The edge detection circuit of the interrupt request terminal is cleared.

ICW1 makes the assignment of vector addresses A_7 to A_5 , assignment as to whether the interrupt request input is to be made in the edge trigger mode or the level trigger mode (LTIM), assignment of CALL address intervals when the 8085A is used as MPU (refer to Table 4.3) (ADI), assignment as to whether the cascade connection to be made (SNGL) and assignment as to whether ICW4 is needed (IC4).

ICW2

ICW2 assigns high-order vector addresses A_8 to A_{15} when the 8085A is used as MPU or 8-bit pointers T_3 to T_7 when the 8086 is used as MPU. TMP82C59A interpretes a command written with A_0 input made to "H" level after ICW1 written as ICW2.



TOSHIBA TMP82C59A




Figure 4.4 ICW Format

ICW3

This is a command required for cascade connection of plural number of the TMP82C59As. When SNGL=0 in ICW1, the TMP82C59A interpretes a command written with A_0 input made at "H" level after ICW2 as ICW3.

[1] Master Mode

In the master mode, the TMP82C59A specifies individually as to whether a slave device is added to each interrupt request input.

If the 8085A is used as MPU when addition of a slave device is specified, the master device outputs CALL op-code on the data bus upon receipt of the first $\overline{\text{INTA}}$ signal and simultaneously outputs the slave identification code to the cascade line.

The master device becomes high impedance at the second and third \overline{INTA} signals, and the slave devices selected by the identification code outputs vector address on the data bus. When the 8086 is used as MPU, both the master and slave devices become high impedance at the first \overline{INTA} signal. Simultaneously, the master device outputs the slave identification code to the cascade line. The master device also become high impendance at the second \overline{INTA} signal and the selected slave device outputs a pointer on the data bus. When it is specified that no slave device is added, the master device outputs both CALL op-code and vector address as a response to \overline{INTA} signal and simultaneously outputs "L" signal to 3 cascade lines. This is the same as the identification code of the slave device connected to IR₀ and therefore, in the case of the interrupt request input without the slave device, added, no slave device can be added to IR₀.

Further, to specify the master or slave, the $\overline{SP}/\overline{EN}$ terminal must be set at "H" level or BUF must be set at 1 and M/S at 1 by ICW4.

[2] Slave Mode

In the slave mode, the TMP82C59A specifies the slave identification code. The slave device compares its identification code with the identification code sent from the master device via the cascade line and if they agree, outputs vector addresses on the data bus upon receipt of the second and third $\overline{\text{INTA}}$ signals. Further, to specify the slave mode, the $\overline{\text{SP/EN}}$ terminal must be set at "L" level or BUF at 1 and M/S at 0 by ICW4.

ICW4

ICW4 is effective only when $IC_4 = 1$ in ICW1.

Although ICW4 is effective for assignment of the special fully nested mode (SFNM), assignment of the buffer mode (BUF) and in the buffer mode, this command makes the assignment of the master/slave (M/S), automatic EOI (AEOI) and MPU mode. When $IC_4 = 0$ in ICW1, all function bits of ICW4 are set at "0".

(2) OCW

There are 3 kinds of commands: OCW1, OCW2, and OCW3. Any time after ICW is programmed, these command can be programmed to set the TMP82C59A in various operation modes.

OCW1

After ICW is set, the TMP82C59A interpretes the operation set command to be OCW1when $A_0=1$. This command is used for setting the content of the interrupt mask register (IMR). The OCW1 format is shown in Figure 4.5.

OCW2

The TMP82C59A interpretes the operation set command to be OCW2 when $A_0=0$, $D_4=0$ and $D_3=0$. This command is used for outputting EOI. L_2 to L_0 are effective only in the case of specific EOI and specific rotation.

The OCW2 format is shown in Figure 4.5.

OCW3

The TMP82C59A interpretes the operation set command to be OCW3 when $A_0=0$, $D_4=0$ and $D_3=1$. This command is used for assigning the special mask mode, the poll mode and register for status information readout, that is, assigning IRR or ISR. The OCW3 format is shown in Figure 4.5.




Figure 4.5 OCW Format

4.6 EXPLANATION OF MODES AND COMMANDS

(1) FULLY NESTED MODE

Unless the other modes are specified, the TMP82C59A operates in this mode. Under this mode, IR₀ is the highest priority level and IR7 bocomes the lowest.

When INTA signal is input, vector address corresponding to an interrupt and request having the highest priority at the time is output together with CALL op-code on the data bus and furthermore, corresponding ISR bits are kept set till EOI command is input to the TMP82C59A before MPU returns from the service routine or to the final leading edge of INTA pulse in AEOI mode. As long as these ISR bits are kept set, lower priority interrupt requests are ignored. Priority can be changed by OCW2.

(2) EOI (END OF INTERRUPT)

EOI command is used to reset ISR bits. It is necessary for MPU to output EOI command before returning from the service routine.

When AEOI is set in ICW4, ISR bit are automatically reset at the leading edge of the final INTA pulse and it is therfore not necessary to output EOI command. As ISR bits are set in both the master and slave devices when cascade connected, it is necessary to output EOI command to both master device and the slave device corresponding to the master device.

EOI command is available in 2 kinds: non-specific EOI and specific EOI commands. When non-specific EOI command is output to the TMP82C59A, ISR bit having the highest priority among ISR bit is reset. However, in the special mask mode it is not possible to reset ISR bit that are masked by IMR by the non-specific EOI command, and ISR bit having the highest priority among the unmasked ISR bits is reset. On the other hand, it is possible to specify ISR bit to be reset by the specific EOI command by a program. EOI command is executed by OCW2.

(3) AEOI (AUTOMATIC EOI) MODE

In this mode, the non-specific EOI operation is automatically executed at the leading edge of the final $\overline{\text{INTA}}$ signal.

Therefore, this mode cannot be used for nested interruptions. In addition, this mode also cannot be used in the slave TMP82C59A. The TMP82C59A can be set in AEOI mode by setting AEOI bit in ICW4 to 1.

TOSHIBA TMP82C59A


(4) AUTOMATIC ROTATION

This mode is effective in the application to give equal priority to the interrupt devices. In this mode, whenever the interrupt service ends, priority of each interrupt request is updated so that the serviced interrupt request is set at the lowest priority. Priority of interrupt request input IRn (n=0 to 7) that has been serviced becomes the lowest priority level 7 and becomes high in order toward IR₀ and then, IR₇ and next IR_{n+1} become the highest priority level 0. (Rotation Priority)

For instance, when the interrupt request IR_4 is seviced as shown in Figure 4.6, the priority of each interrupt request input is updated.

This mode specifies R=1, SL=0 and EOI=1 by OCW2 at the end of service. Further, in case of AEOI mode, when R=1, SL=0 and EOI=0 are specified by OCW2, the internal flip-flop is set and the TMP82C59A operates in this mode. If R=0, SL=0 and EOI=0 are specified by OCW2, this mode is cleared.

before Rotation (highest priority interrupt request IR4 is being serviced.)



After ROTATION (Interrupt request IR4 is being serviced.)



050489

Figure 4.6 The Example of Interrupt Priority Transition in Automatic Rotation Mode

(5) SPECIFIC ROTATION

In the automatic rotation mode, priority of each interrupt request input is updated whenever interrupt requests are serviced. Under this mode it is possible to change priority by specifying an interrupt request input to be set at the lowest priority by a program. Priority is determined according to the ratation priority. In this mode, R and SL are set at 1 by OCW2 and interrupt request input that is to be lowest priority at L_2 to L_0 is specified. Priority can be changed simultaneously with EOI command or independently regardless of EOI command.

(6) INTERRUPT MASK

Each interrupt request input can be masked individually by the interrupt mask register (IMR). Content of IMR can be specified by OCWI.

(7) SPECIAL MASK MODE

Normally when an interrupt service routine is being executed, lower priority interrupt requests than the interrupt request being serviced are ignored unless ISR bits are reset by EOI command. This special mode is used for an application in which an interrupt request of lower priority is approved during the service. In this mode, IMR also acts as the mask for ISR. That is, the TMP82C59A processes an interrupt request by assuming that ISR bit and IRR bit corresponding to IMR bit set at "1" have not been set. This mode is set by setting ESMM=1 and SMM=1 by OCW3.

Further, when ESMM=1 and SMM=0 are assigned by OCW3, this mode is cleared to the normal mode. The IMR programming is made by OCW1.

(8) POLL COMMAND

This mode is used in a state where the internal interrupt enable flip-flop of MPU is disabled and no interrupt is authorized. The service to the device is made by using the poll command. The poll command specifies P=1 in OCW3. The mode becomes now the poll mode. When the read operation ($\overline{RD}=0$, $\overline{CS}=0$) is made on the TMP82C59A, the following output is made on the data bus:

D ₇	D ₆	D ₅	D ₄	D ₃	D_2	D ₁	D_0	
j	-	_	_		W ₂	W_1	W ₀	

 $W_0{\sim}W_2$: Binary code of highest priority interrupt request among

interrupt requests to the interrupt request inputs.

! : There is an interrupt request to MPU when I = 1.

050489

Figure 4.7 Poll Mode Data Format

The TMP82C59A interpretes \overline{RD} signal as the interrupt acknowledge and when $D_7 = 1$ is output, sets corresponding ISR bit. This poll mode is valid for a period from \overline{WR} (P=1 in OCW3) to next \overline{RD} ($\overline{CS} = 0$). Further, an interrupt request to be serviced is determined at the time when the mode is made to the poll mode and end even when a new or high priority interrupt request is sent between \overline{WR} and \overline{RD} , it is not accepted.

(9) READING STATUS

MPU is capable of reading the contents of 3 registers (IRR, ISR, IMR). When the reading operation is made at $A_0 = 0$, the content of IRR or ISR can be read out. Selection of IRR and ISR is made by OCW3. When RR is set at 1 and RIS at 0, IRR is assigned and when RR and RIS are set at 1, ISR is assigned.

This assignment is kept stored without necessity for performing at every reading operation. IMR is read when $A_0=1$. If the poll mode is specified before the reading operation, the poll command has priority.

(10) EDGE TRIGGERED MODE / LEVEL TRIGGERED MODE

This mode is selected by LTIM of ICWI.

When LTIM is 0, the edge triggered mode is selected and interrupt request is triggered at the leading edge of the interrupt request signal and kept continued by holding "H" level. When LTIM is 1, the level triggered mode is selected and interrupt request is recognized by "H" level of the interrupt request signal. For both modes it is necessary to hold the interrupt request input at "H" level by triggering it till the fast $\overline{\text{INTA}}$ signal is output from MPU. If the interrupt request input is at "L" level when $\overline{\text{INTA}}$ signal is output from MPU, the same operations as those when interrupt requests are generated at IR7 are performed but ISR bits are not set.

(11) SPECIAL FULLY NESTED MODE

This mode is used to give priority to the interrupt request input for the slave devices when they are cascade connected.

This mode is assigned to the master TMP82C59A when SFNM is 1 in ICW4. With the exception of the following 2 points, this mode is identical to the fully nested mode.

- [1] Even when an interrupt request from a slave device is being serviced, the master device accepts a higher priority interrupt request from the same slave device without ignoring it. (In the fully nested mode, a higher priority interrupt request from the slave device that is now being serviced is ignored and interrupt requests from a higher priority slave device only are accepted.)
- [2] When an interrupt request from a slave device is being serviced, it is necessary to check by a software as to whether the interrupt request is only one interrupt request from that slave device.

When the service ended, after the non-specific EOI is output to that slave device, MPU has to check whether all ISR bits of that slave device are "0". If they are all "0", that slave has no interrupt request being serviced and therefore, the non-specific EOI is output to the master device to allow acceptance of interrupt request from the lower priority slave devices.

Otherwise, the non-specific EOI must not be output to the master device.

(12) BUFFERED MODE

This mode is to output an enable signal to a data bus buffer from the $\overline{SP}/\overline{EN}$ terminal when the data bus buffer is needed for the data bus on a large system. Under this mode, "L" level signal is output to the $\overline{SP}/\overline{EN}$ terminal whenever the data bus output of the TMP82C59A is enabled. The assignment of this mode is made by ICW4 simultaneously with the assignment of the master/slave devices.

(13) CASCADE MODE

The TMP82C59A is able to process interrupt requests up to 64 levels by one master and 8 slave devices.

The cascading is shown in Figure 4.8. The master TMP82C59A selects the slave devices by the identification codes fully using 3 cascade lines. INT output of each slave device is connected to the interrupt request inputs of the master device. Further, the identification codes corresponding to respective connections are assigned for the slave devices by ICW3.

When interrupt request are generated at the interrupt request inputs of the slave devices and accepted, the master device outputs the identification code to the slave device at the first $\overline{\text{INTA}}$ signal trailing edge to output vector address or pointer. This identification code is kept maintained to the leading edge of the final $\overline{\text{INTA}}$ signal. Normally, the master device outputs "L" level signal to all cascade line. EOI command must be output twice; to the master and second, to the slave corresponding to the interrupt service. Further, an address decoder is required to activate to the $\overline{\text{CS}}$ input of each TMP82C59A.




Figure 4.8 CASCADING

5.1 ABSOLUTE MAXIMUM RATINGS

SYMBOL	ITEM	RATING
VCC	VCC Supply Voltage (with respect to VSS (GND))	-0.5 to +7V
VIN	Input Voltage	-0.5 to V _{CC} + 0.5V
VOUT	Output Voltage	-0.5 to V _{CC} + 0.5V
PD	Power Dissipation	250mW
Tsol	Soldering Temperature (Soldering Time 10 sec)	260℃
Tstg	Storage Temperature	-65°C to +150°C
Topr	Operating Temperature	-40°C to +85°C

050489

5.2 DC CHARACTERISTICS

 $Ta = -40 \text{ to } + 85^{\circ}\text{C}$, $VCC = 5 \pm 10\%$, Vss (GND) = 0V, Unless otherwise noted.

SYMBOL	PARAMETER	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
VIL	Input Low Voltage		-0.5		0.8	V
VIH	Input High Voltage		2.2	_	VCC + 0.5	V
VOL	Output Low Voltage	IOL = 2.2mA	_	-	0.45	V
VOH1	Output High Voltage	IOH1 = -400µA	2.4			V
VOH2	Output High Voltage	IOH2 = -100μA	VCC-0.8	<u> </u>	_	V
IIL	Input Leak Current	0V≦VIN≦VCC	_	**-	± 10	μA
IIOFL	Output Leak Current	0.45V≦ VIN≦ VCC	_		± 10	μA
ILIR	Input Current (ID)	VIN = 0V	_	_	-300	μA
ILIN	Input Current (IR)	VIN = VCC			10	μА
ICC1	Operating Supply Current	I / O CYCLE = 1µS VIH = VCC-0.2V VIH = 0.2V	_		5	mA
ICC2	Stand-by Supply Current	VIH = VCC-0.2V VIL = 0.2V	_	_	10	μA

050489

5.3 INPUT CAPACITANCE

Ta = 25°C, VCC = VSS (GND) = 0V

SYMBOL	PARAMETER	TEST CONDITIONS	MIN.	TYP.	MAX.	UNIT
CIN	INPUT CAPACITANCE	fC = 1 MHz Unmeasured	_		10	pF
CI/O	INPUT / OUTPUT CAPACITANCE	pins, 0V			20	рF


5.4 AC CHARACTERISTICS

Ta = -40°C to +85°C, $VCC = 5V \pm 10$ %, VSS (GND) = 0V


SYMBOL	PARAMETER	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
TAHRL	A_0/\overline{CS} Setup Time (\overline{RD})		0	_	_	ns
TRHAX	A_0/\overline{CS} Hold Time (\overline{RD})		0	_	_	ns
TRLRH	RD Pulse Width		160	_	-	ns
TAHWL	A ₀ / CS Setup Time (WR)		0	_	_	ns
TWHAX	A_0/\overline{CS} Hold Time (\overline{WR})		0	_	_	ns
TWLWH	WR Pulse Width		120		_	ns
TDVWH	D ₀ toD ₇ Setup Time (WR)		120		_	ns
TWHDX	D_0 to D_7 Hold Time (\overline{WR})		0	_	_	ns
ТЈЦН	Input IR Low Level Pulse width		100	_	_	ns
	(Edge Trigger Mode)					
TCVIAL	Casecade Setup Time			_		ns
	(Second or Third INTA)		40			
TRHRL	RD to Next Command		160	-	_	ns
TWHWL	WR to Next Command		190	_	-	ns
TCHCL	End of Command to next Command		250		_	ns
	(Not Same)					
	End of INTA sequence to next INTA					
	sequence					
TRLDV	Valid Data Delay (RD / INTA)	D ₇ to D ₀	_	_	120	ns
TRHDZ	Data Floating (RD / INTA)	CL = 100pF	10		85	ns
HIHLT	interrupt Output Delay (IR)	INT	_	_	300	ns
TIALCV	Valid Cascade Delay (INTA)	CL = 100pF	_	_	360	ns
TRLEL	Enable Active (RD / ÎNTA)	CAS ₀ to ₂	_		100	ns
TRHEH	Enable Inactive (RD / INTA)	CL = 100pF	-		150	ns
TAHDV	Valid Data Delay (A ₀ / $\overline{\text{CS}}$)		_	_	200	ns
TCVDV	Valid Data Delay (CAS ₀ to CAS ₂)			_	200	กร

AC CHARACTERISTICS TEST CONDITION

AC Testing I / O Waveform




AC Testing Load Circuit





6. TIMING WAVEFORMS

WRITE OPERATION



READ AND INTA OPERATION






7. EXTERNAL DIMENSION VIEW

7.1 28 pins PRASTIC DIP

DIP28-P-600




270289

Note: Each lead pitch is 2.54mm, and all the leads are located within ± 0.25 mm from their theoretical position with respect to NO. 1 and NO. 28 leads.

7.2 28 pins SMALL OUTLINE PACKAGE

SOP28-P-450



270289

Note: Package Width and Length do not include Mold Protrusions.
Allowable Mold Protrusion is 0.15mm.