

XC6109 Series



Voltage Detector with External Delay Type Capacitor

- ◆ CMOS
- ◆ Highly Accurate : $\pm 2\%$
- ◆ Low Power Consumption : $0.9\mu\text{A}$ (TYP.)
($V_{\text{DF}}=1.9\text{V}$, $V_{\text{IN}} = 2.0\text{V}$)
- ◆ Built-In Delay Circuit, Delay Pin Available

■ GENERAL DESCRIPTION

The XC6109 series is highly precise, low power consumption voltage detector, manufactured using CMOS and laser trimming technologies.

With the built-in delay circuit, connecting the delay capacitance pin to the capacitor enables the IC to provide an arbitrary release delay time.

Using an ultra small package (SSOT-24), the series is suited for high density mounting.

Both CMOS and N-channel open drain output configurations are available.


■ APPLICATIONS

- Microprocessor reset circuitry
- Charge voltage monitors
- Memory battery back-up switch circuits
- Power failure detection circuits

■ FEATURES


- Highly Accurate** : $\pm 2\%$
(Setting Voltage Accuracy $\geq 1.5\text{V}$)
: $\pm 30\text{mV}$
(Setting Voltage Accuracy $< 1.5\text{V}$)
- Low Power Consumption** : $0.9\mu\text{A}$
(TYP., $V_{\text{DF}}=1.9\text{V}$, $V_{\text{IN}} = 2.0\text{V}$)
- Detect Voltage Range** : $0.8\text{V} \sim 5.0\text{V}$
in 100mV increments
- Operating Voltage Range** : $0.7\text{V} \sim 6.0\text{V}$
- Detect Voltage Temperature Characteristics** : $\pm 100\text{ppm}/^\circ\text{C}$ (TYP.)
- Output Configuration** : CMOS or
N-channel open drain
- Operating Temperature Range** : $-40^\circ\text{C} \sim +85^\circ\text{C}$
- Ultra Small Package** : SSOT-24

■ TYPICAL APPLICATION CIRCUIT




■ TYPICAL PERFORMANCE CHARACTERISTICS

- Release Delay Time vs. Delay Capacitance



PIN CONFIGURATION



PIN ASSIGNMENT

PIN NUMBER	PIN NAME	FUNCTION
1	VIN	Input
2	VSS	Ground
3	Cd	Delay Capacitance
4	VOUT	Output (Detect "L")

PRODUCT CLASSIFICATION


Ordering Information

XC6109 ①②③④⑤⑥

DESIGNATOR	DESCRIPTION	SYMBOL	DESCRIPTION
①	Output Configuration	C	: CMOS output
		N	: N-ch open drain output
② ③	Detect Voltage	08 ~ 50	: e.g. 18→1.8V
④	Output Delay & Hysteresis	A	: Built-in delay pin & hysteresis 5% (TYP.)
⑤	Package	N	: SSOT-24
⑥	Device Orientation	R	: Embossed tape, standard feed
		L	: Embossed tape, reverse feed


■ PACKAGING INFORMATION

● SSOT-24




■ BLOCK DIAGRAMS

(1) XC6109C (CMOS Output)



(2) XC6109N (N-ch Open Drain Output)



■ABSOLUTE MAXIMUM RATINGS

Ta = 25°C

PARAMETER		SYMBOL	RATINGS	UNITS
Input Voltage		V _{IN}	V _{SS} - 0.3 ~ 7.0	V
Output Current		I _{OUT}	10	mA
Output Voltage	XC6109C (*1)	V _{OUT}	V _{SS} - 0.3 ~ V _{IN} + 0.3	V
	XC6109N (*2)		V _{SS} - 0.3 ~ 7.0	
Delay Pin Voltage		V _{CD}	V _{SS} -0.3 ~ V _{IN} + 0.3	V
Delay Pin Current		I _{CD}	5.0	mA
Power Dissipation	SSOT-24	P _d	150	mW
Operating Temperature Range		T _a	- 40 ~ + 85	°C
Storage Temperature Range		T _{stg}	- 40 ~ + 125	°C

NOTE:

*1: CMOS output

*2: N-ch open drain output

■ELECTRICAL CHARACTERISTICS

Ta = 25°C

PARAMETER	SYMBOL	CONDITIONS		MIN.	TYP.	MAX.	UNIT	CIRCUIT
Operating Voltage	V _{IN}	V _{DF(T)} =0.8~5.0V (*1)		0.7	-	6.0	V	-
Detect Voltage	V _{DF}	V _{DF(T)} =0.8~5.0V		E-1			V	1
Hysteresis Range 1	V _{HYS1}	V _{IN} =1.0~6.0V		V _{DF} x 0.02	V _{DF} x 0.05	V _{DF} x 0.08	V	1
Supply Current 1	I _{SS1}	V _{IN} =V _{DF} x 0.9	V _{DF(T)} =0.8~1.9V	-	0.80	1.70	μA	2
			V _{DF(T)} =2.0~3.9V	-	0.90	1.90		
			V _{DF(T)} =4.0~5.0V	-	1.00	2.00		
Supply Current 2	I _{SS2}	V _{IN} =V _{DF} x 1.1	V _{DF(T)} =0.8~1.9V	-	0.90	1.80	μA	2
			V _{DF(T)} =2.0~3.9V	-	1.10	2.00		
			V _{DF(T)} =4.0~5.0V	-	1.20	2.20		
Output Current	I _{OUT1}	V _{IN} =V _{DF} x0.9 V _{DS} =0.5V (N-ch)		E-2			mA	3
	I _{OUT2} (*2)	V _{IN} =V _{DF} x1.1 V _{DS} =0.5V (P-ch)		E-3			mA	3
Temperature Characteristics	$\frac{\Delta V_{DF}}{\Delta T_a \cdot V_{DF}}$	-40℃≤T _a ≤85℃		-	±100	-	ppm/ ℃	1
Delay Resistance (*3)	R _{delay}	V _{IN} =6.0V, V _{CD} =0V		1.6	2.0	2.4	MΩ	4
Delay Pin Sink Current	I _{CD}	V _{DS} =0.5V, V _{IN} =0.7V		8	60	-	μA	4
Delay Capacitance Pin Threshold Voltage	V _{TCD}	V _{IN} =1.0V		0.4	0.5	0.6	V	5
		V _{IN} =6.0V		2.9	3.0	3.1		
Unspecified Operating Voltage (*4)	V _{UNS}	V _{IN} =0~0.7V		-	0.3	0.4	V	6
Detect Delay Time (*5)	T _{DF0}	V _{IN} =6.0 down to 0.7V Cd: Open		-	30	230	μs	7
Release Delay Time (*6)	T _{DR0}	V _{IN} =0.7~6.0V Cd: Open		-	30	200	μs	7

NOTE:

*1: V_{DF(T)}: Setting Detect Voltage

*2: This numerical value is applied only to the XC6109C series (CMOS output).

*3: Calculated from the voltage value and the current value of both ends of the resistor.

*4: The maximum voltage of the V_{OUT} in the range of the V_{IN} 0 to 0.7V. This numerical value is applied only to the XC6109C series (CMOS output).

*5: Time which ranges from the state of V_{IN} =V_{DF} to the V_{OUT} reaching 0.6V when the V_{IN} falls without connecting to the Cd pin.

*6: Time which ranges from the state of V_{IN}= V_{DF} +V_{HYS} to the V_{OUT} reaching 5.4V when the V_{IN} rises without connecting to the Cd pin.

■ VOLTAGE CHART

SYMBOL	E-1			E-2			E-3		
SETTING OUTPUT VOLTAGE (V)	DETECT VOLTAGE (*1) (V)			OUTPUT CURRENT (mA)			OUTPUT CURRENT (*2) (mA)		
V _{DF} (T)	V _{DF}			I _{OUT1}			I _{OUT2}		
	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
0.8	0.770	0.800	0.830	0.01	0.36	0.70	-0.40	-0.20	-0.01
0.9	0.870	0.900	0.930						
1.0	0.970	1.000	1.030						
1.1	1.070	1.100	1.130	0.10	0.70	1.30	-0.60	-0.30	-0.08
1.2	1.170	1.200	1.230						
1.3	1.270	1.300	1.330						
1.4	1.370	1.400	1.430	0.30	1.00	1.80	-0.80	-0.40	-0.14
1.5	1.470	1.500	1.530						
1.6	1.568	1.600	1.632						
1.7	1.666	1.700	1.734	0.60	1.60	2.60	-1.00	-0.50	-0.20
1.8	1.764	1.800	1.836						
1.9	1.862	1.900	1.938						
2.0	1.960	2.000	2.040						
2.1	2.058	2.100	2.142						
2.2	2.156	2.200	2.244						
2.3	2.254	2.300	2.346						
2.4	2.352	2.400	2.448						
2.5	2.450	2.500	2.550						
2.6	2.548	2.600	2.652						
2.7	2.646	2.700	2.754	1.00	2.00	3.10	-1.20	-0.60	-0.40
2.8	2.744	2.800	2.856						
2.9	2.842	2.900	2.958						
3.0	2.940	3.000	3.060						
3.1	3.038	3.100	3.162						
3.2	3.136	3.200	3.264						
3.3	3.234	3.300	3.366						
3.4	3.332	3.400	3.468						
3.5	3.430	3.500	3.570						
3.6	3.528	3.600	3.672						
3.7	3.626	3.700	3.774	1.30	2.30	3.30	-1.30	-0.65	-0.60
3.8	3.724	3.800	3.876						
3.9	3.822	3.900	3.978						
4.0	3.920	4.000	4.080						
4.1	4.018	4.100	4.182						
4.2	4.116	4.200	4.284						
4.3	4.214	4.300	4.386						
4.4	4.321	4.400	4.488						
4.5	4.410	4.500	4.590						
4.6	4.508	4.600	4.692						
4.7	4.606	4.700	4.794	1.30	2.30	3.30	-1.30	-0.65	-0.60
4.8	4.704	4.800	4.896						
4.9	4.802	4.900	4.998						
5.0	4.900	5.000	5.100						


NOTE:

 *1: When V_{DF}(T) ≤ 1.4V, the detection accuracy is ±30mV. When V_{DF}(T) ≥ 1.5V, the detection accuracy is ±2%.


*2: This numerical value is applied only to the XC6109C series (CMOS output).

TEST CIRCUITS


Circuit 1




Circuit 2




Circuit 3




Circuit 4




Circuit 5



Circuit 6



Circuit 7



■ OPERATIONAL EXPLANATION

A typical circuit example is shown in Figure 1, and the timing chart of Figure 1 is shown in Figure 2 on the next page.

- ① As an early state, the input voltage pin is applied sufficiently high voltage to the release voltage and the delay capacitance (Cd) is charged to the input pin voltage. While the input pin voltage (VIN) starts dropping to reach the detect voltage (VDF) (VIN > VDF), the output voltage (VOUT) keeps the "High" level (=VIN).
- ② When the input pin voltage keeps dropping and becomes equal to the detect voltage (VIN = VDF), an N-ch transistor for the delay capacitance discharge is turned ON, and starts to discharge the delay capacitance. For the internal circuit, which uses the delay capacitance pin as power input, the reference voltage operates as a comparator of VIN, and the output voltage changes into the "Low" level ($\leq \text{VIN} \times 0.1$). The detect delay time (TDF) is defined as time which ranges from VIN = VDF to the VOUT of "Low" level (especially, when the Cd pin is not connected: TDF0).
- ③ While the input pin voltage keeps below the detect voltage, and 0.7V or more, the delay capacitance is discharged to the ground voltage (=VSS) level. Then, the output voltage (VOUT) maintains the "Low" level.
- ④ While the input pin voltage drops to 0.7V or less and it increases again to 0.7V or more, the output voltage may not be able to maintain the "Low" level. Such an operation is called "Unspecified Operation", and voltage which occurs at the output pin voltage is defined as unstable operating voltage (VUNS).
- ⑤ While the input pin voltage increases more than 0.7V and it reaches to the release voltage level (VIN < VDF + VHYS), the output voltage (VOUT) maintains the "Low" level.
- ⑥ When the input pin voltage continues to increase more than 0.7V up to the release voltage level (= VDF + VHYS), the N-ch transistor for the delay capacitance discharge will be turned OFF, and the delay capacitance will be started discharging via a delay resistor (Rdelay). The internal circuit, which uses the delay capacitance pin as power input, will operate as a hysteresis comparator (Rise Logic Threshold: VTLH=VTCD, Fall Logic Threshold: VTHL=VSS) while the input pin voltage keeps higher than the detect voltage (VIN > VDF).
- ⑦ While the input pin voltage becomes equal to the release voltage or higher and keeps the detect voltage or higher, the delay capacitance (Cd) will be charged up to the input pin voltage. When the delay capacitance pin voltage (VCD) reaches to the delay capacitance pin threshold voltage (VTCD), the output voltage changes into the "High" (=VIN) level. TDR is defined as time which ranges from VIN = VDF + VHYS to the VOUT of "High" level (especially when the Cd pin is not connected: TDR0). TDR can be given by the formula (1).

$$TDR = -R_{\text{delay}} \times C_d \times \ln(1 - VTCD / VIN) + TDR0 \quad \cdots(1)$$

* ln = a natural logarithm

The release delay time can also be briefly calculated with the formula (2) because the delay resistance is 2.0MΩ (TYP.) and the delay capacitance pin threshold voltage is VIN / 2 (TYP.)

$$TDR = 2.0e6 \times C_d \times 0.69 \cdots(2)$$

As an example, presuming that the delay capacitance is 0.68 μF, TDR is :

$$2.0e6 \times 0.68e-6 \times 0.69 = 938 \text{ (ms)}$$

* Note that the release delay time may remarkably be short when the delay capacitance is not discharged to the ground (=VSS) level because time described in ③ is short.

- ⑧ While the input pin voltage is higher than the detect voltage (VIN > VDF), therefore, the output voltage maintains the "High"(=VIN) level.

● Release Delay Time Chart

Delay Capacitance [Cd] (μF)	Release Delay Time [TDR] (TYP.) (ms)	Release Delay Time [TDR] (MIN. ~ MAX.) (ms)
0.01	13.8	11.0 ~ 16.6
0.022	30.4	24.3 ~ 36.4
0.047	64.9	51.9 ~ 77.8
0.1	138	110 ~ 166
0.22	304	243 ~ 364
0.47	649	519 ~ 778
1	1380	1100 ~ 1660

■ OPERATIONAL EXPLANATION (Continued)

Figure 1: Typical application circuit example






Figure 2: The timing chart of Figure 1



■ NOTES ON USE

1. Use this IC within the stated maximum ratings. Operation beyond these limits may cause degrading or permanent damage to the device.
2. The input pin voltage drops by the resistance between power supply and the VIN pin, and by through current at operation of the IC. At this time, the operation may be wrong if the input pin voltage falls below the minimum operating voltage range. In CMOS output, for output current, drops in the input pin voltage similarly occur. Oscillation of the circuit may occur if the drops in voltage, which caused by through current at operation of the IC, exceed the hysteresis voltage. Note it especially when you use the IC with the VIN pin connected to a resistor.
3. Note that a rapid and high fluctuation of the input pin voltage may cause a wrong operation.
4. When there is a possibility of which the input pin voltage falls rapidly (e.g.: 6.0V to 0V) at release operation with the delay capacitance pin (Cd) connected to a capacitor, use a schottky barrier diode connected between the VIN pin and the Cd pin as the Figure 3 shown below.
6. In N-ch open drain output, a pull-up resistor connected to the output voltage pin should be 100k-200k Ω .


Figure 3: Circuit example with the delay capacitance pin (Cd) connected to a schottky barrier diode



TYPICAL PERFORMANCE CHARACTERISTICS


(1) Supply Current vs. Input Voltage

XC6109x25AN




(2) Detect Voltage vs. Ambient Temperature

XC6109x25AN




(3) Hysteresis Voltage vs. Ambient Temperature

XC6109x25AN




(4) Output Voltage vs. Input Voltage

XC6109C25AN





XC6109N25AN




■ TYPICAL PERFORMANCE CHARACTERISTICS (Continued)


(5) Output Current vs. Input Voltage




(6) Cd Pin Sink Current vs. Input Voltage



(7) Delay Resistance vs. Ambient Temperature



(8) Release Delay Time vs. Delay Capacitance



(9) Detect Delay Time vs. Delay Capacitance

