### INTEGRATED CIRCUITS

# DATA SHEET

### 74LVC373A

Octal D-type transparent latch with 5-volt tolerant inputs/outputs (3-State)

**Product specification** 





### Octal D-type transparent latch with 5-volt tolerant inputs/outputs (3-State)

74LVC373A

#### **FEATURES**

- 5-volt tolerant inputs/outputs, for interfacing with 5-volt logic
- Supply voltage range of 2.7V to 3.6V
- Complies with JEDEC standard no. 8-1A
- CMOS low power consumption
- Direct interface with TTL levels
- High impedance when V<sub>CC</sub> = 0V

### DESCRIPTION

The 74LVC373A is a high-performance, low-power, low-voltage, Si-gate CMOS device, superior to most advanced CMOS compatible TTL families.

Inputs can be driven from either 3.3V or 5V devices. In 3-State operation, outputs can handle 5V. This feature allows the use of these devices as translators in a mixed 3.3V/5V environment.

The 74LVC373A is an octal D-type transparent latch featuring separate D-type inputs for each latch and 3-State outputs for bus-oriented applications. A latch enable (LE) input and an output enable (OE) input are common to all internal latches.

The '373' consists of eight D-type transparent latches with 3-State true outputs. When LE is HIGH, data at the Dn inputs enters the latches. In this condition, the latches are transparent, i.e. a latch output will change each time its corresponding D-input changes. When LE is LOW, the latches store the information that was present at the D-inputs one setup time preceding the HIGH-to-LOW transition of LE. When  $\overline{OE}$  is LOW, the contents of the eight latches are available at the outputs. When  $\overline{OE}$  is HIGH, the outputs go to the high impedance OFF-state. Operation of the OE input does not affect the state of the latches.

The '373' is functionally identical to the '573', but the '573' has a different pin arrangement.

### **QUICK REFERENCE DATA**

SYMBOL	PARAMETER	CONDITIONS	TYPICAL	UNIT
t <sub>PHL</sub> /t <sub>PLH</sub>	Propagation delay D <sub>n</sub> to Q <sub>n</sub> ; LE to Q <sub>n</sub>	C <sub>L</sub> = 50pF V <sub>CC</sub> = 3.3V	4.2 4.6	ns
C <sub>I</sub>	Input capacitance		5.0	pF
C <sub>PD</sub>	Power dissipation capacitance per latch	Notes 1 and 2	20	pF

### NOTE:

 $P_D = C_{PD} \times V_{CC}^2 \times f_i + \Sigma (C_L \times V_{CC}^2 \times f_o)$  where:

 $f_i$  = input frequency in MHz;  $C_L$  = output load capacity in pF;  $f_o$  = output frequency in MHz;  $V_{CC}$  = supply voltage in V;

 $\Sigma$  (C<sub>L</sub> x V<sub>CC</sub><sup>2</sup> x f<sub>o</sub>) = sum of outputs.

2. The condition is  $V_I = GND$  to  $V_{CC}$ 

### ORDERING INFORMATION


PACKAGES	TEMPERATURE RANGE	OUTSIDE NORTH AMERICA	NORTH AMERICA	PKG. DWG. #
20-Pin Plastic Shrink Small Outline (SO)	–40°C to +85°C	74LVC373A D	74LVC373A D	SOT163-1
20-Pin Plastic Shrink Small Outline (SSOP) Type II	–40°C to +85°C	74LVC373A DB	74LVC373A DB	SOT339-1
20-Pin Plastic Thin Shrink Small Outline (TSSOP) Type I	–40°C to +85°C	74LVC373A PW	7LVC373APW DH	SOT360-1

 $C_{PD}$  is used to determine the dynamic power dissipation ( $P_D$  in  $\mu W$ ):


## Octal D-type transparent latch with 5-volt tolerant inputs/outputs (3-State)

### 74LVC373A

### **PIN CONFIGURATION**




### LOGIC SYMBOL (IEEE/IEC)




### **PIN DESCRIPTION**

PIN NUMBER	SYMBOL	FUNCTION
1	ŌĒ	Output enable input (active-Low)
3, 4, 7, 8, 13, 14, 17, 18	D0-D7	Data inputs
2, 5, 6, 9, 12, 15, 16, 19	Q0-Q7	Data outputs
11	LE	Latch enable input (active-High)
10	GND	Ground (0V)
20	V <sub>CC</sub>	Positive supply voltage

### **FUNCTIONAL DIAGRAM**




### **LOGIC SYMBOL**



# Octal D-type transparent latch with 5-volt tolerant inputs/outputs (3-State)

74LVC373A

### **LOGIC DIAGRAM**



### **FUNCTION TABLE**

OPERATING MODES		INPUTS		INTERNAL LATCHES	OUTPUTS
OPERATING MODES	OE	LE D <sub>n</sub>		INTERNAL LATCHES	Q <sub>0</sub> to Q <sub>7</sub>
Enable and read register (transparent mode)	L	H	L	L	L
	L	H	H	H	H
Latch and read register	L	L	l	L	H
	L	L	h	H	H
Latch register and disable outputs	H	L	l	L	Z
	H	L	h	H	Z

H = HIGH voltage level

h = HIGH voltage level one setup time prior to the HIGH-to-LOW LE transition

L = LOW voltage level

I = LOW voltage level one setup time prior to the HIGH-to-LOW LE transition

X = Don't care

Z = High impedance OFF-state

### Octal D-type transparent latch with 5-volt tolerant inputs/outputs (3-State)

74LVC373A

### RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	CONDITIONS	LIM	IITS	UNIT
STWIBUL	PARAMETER	CONDITIONS	MIN	MAX	UNIT
V	DC supply voltage (for max. speed performance)		2.7	3.6	V
V <sub>CC</sub>	DC supply voltage (for low-voltage applications)		1.2	3.6	V
VI	DC Input voltage range		0	5.5	V
Vo	DC Output voltage range; output HIGH or LOW state		0	V <sub>CC</sub>	V
	DC output voltage range; output 3-State		0	5.5	
T <sub>amb</sub>	Operating ambient temperature range in free-air		-40	+85	°C
t <sub>r</sub> , t <sub>f</sub>	Input rise and fall times	$V_{CC} = 1.2 \text{ to } 2.7V$ $V_{CC} = 2.7 \text{ to } 3.6V$	0	20 10	ns/V

### ABSOLUTE MAXIMUM RATINGS<sup>1</sup>

In accordance with the Absolute Maximum Rating System (IEC 134) Voltages are referenced to GND (ground = 0V)

SYMBOL	PARAMETER	CONDITIONS	RATING	UNIT
V <sub>CC</sub>	DC supply voltage		-0.5 to +6.5	V
I <sub>IK</sub>	DC input diode current	V <sub>I</sub> < 0	-50	mA
VI	DC input voltage	Note 2	-0.5 to +6.5	V
I <sub>OK</sub>	DC output diode current	$V_{O} > V_{CC}$ or $V_{O} < 0$	±50	mA
\/	DC output voltage; output HIGH or LOW state	Note 2	-0.5 to V <sub>CC</sub> +0.5	V
Vo	DC output voltage; output 3-State	Note 2	-0.5 to 6.5	V
I <sub>O</sub>	DC output source or sink current	$V_O = 0$ to $V_{CC}$	±50	mA
I <sub>GND</sub> , I <sub>CC</sub>	DC V <sub>CC</sub> or GND current		±100	mA
T <sub>stg</sub>	Storage temperature range		-65 to +150	°C
P <sub>TOT</sub>	Power dissipation per package  – plastic mini-pack (SO)  – plastic shrink mini-pack (SSOP and TSSOP)	above +70°C derate linearly with 8 mW/K above +60°C derate linearly with 5.5 mW/K	500 500	mW

<sup>1.</sup> Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

2. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

### Octal D-type transparent latch with 5-volt tolerant inputs/outputs (3-State)

74LVC373A

### DC ELECTRICAL CHARACTERISTICS

Over recommended operating conditions voltages are referenced to GND (ground = 0V)

			ı	LIMITS		
SYMBOL	PARAMETER	TEST CONDITIONS	Temp = -	40°C to	+85°C	UNIT
			MIN	TYP <sup>1</sup>	MAX	1
\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	LUCLI level legistrickers	V <sub>CC</sub> = 1.2V	V <sub>CC</sub>			V
$V_{IH}$	HIGH level Input voltage	V <sub>CC</sub> = 2.7 to 3.6V	2.0			1 °
V	LOW love land to the me	V <sub>CC</sub> = 1.2V			GND	V
$V_{IL}$	LOW level Input voltage	V <sub>CC</sub> = 2.7 to 3.6V			0.8	1 °
		$V_{CC} = 2.7V$ ; $V_I = V_{IH}$ or $V_{IL}$ ; $I_O = -12$ mA	V <sub>CC</sub> -0.5			
V	LUCLI level entrutueltene	$V_{CC} = 3.0V; V_I = V_{IH} \text{ or } V_{IL}; I_O = -100 \mu A$	V <sub>CC</sub> -0.2	V <sub>CC</sub>		] ,
V <sub>OH</sub>	HIGH level output voltage	$V_{CC} = 3.0V$ ; $V_I = V_{IH}$ or $V_{IL}$ ; $I_O = -18$ mA	V <sub>CC</sub> -0.6			1 °
		$V_{CC} = 3.0V$ ; $V_I = V_{IH}$ or $V_{IL}$ ; $I_O = -24$ mA	V <sub>CC</sub> -0.8			1
		$V_{CC} = 2.7V$ ; $V_I = V_{IH}$ or $V_{IL}$ ; $I_O = 12mA$			0.40	
$V_{OL}$	LOW level output voltage	$V_{CC} = 3.0V; V_I = V_{IH} \text{ or } V_{IL}; I_O = 100 \mu A$		GND	0.20	V
		$V_{CC} = 3.0V$ ; $V_I = V_{IH}$ or $V_{IL}$ ; $I_O = 24$ mA			0.55	1
l <sub>l</sub>	Input leakage current <sup>2</sup>	V <sub>CC</sub> = 3.6V; V <sub>I</sub> = 5.5V or GND		±0.1	±5	μΑ
l <sub>OZ</sub>	3-State output OFF-state current	$V_{CC} = 3.6V$ ; $V_I = V_{IH}$ or $V_{IL}$ ; $V_O = 5.5V$ or GND		0.1	±10	μА
I <sub>off</sub>	Power off leakage supply	$V_{CC} = 0.0V; V_{I} \text{ or } V_{O} = 5.5V$		0.1	±10	μΑ
I <sub>CC</sub>	Quiescent supply current	$V_{CC} = 3.6V$ ; $V_I = V_{CC}$ or GND; $I_O = 0$		0.1	10	μΑ
Δl <sub>CC</sub>	Additional quiescent supply current per input pin	$V_{CC} = 2.7V$ to 3.6V; $V_{I} = V_{CC} - 0.6V$ ; $I_{O} = 0$		5	500	μА

All typical values are at V<sub>CC</sub> = 3.3V and T<sub>amb</sub> = 25°C.
 The specified overdrive current at the data input forces the data input to the opposite logic input state.

## Octal D-type transparent latch with 5-volt tolerant inputs/outputs (3-State)

74LVC373A

### **AC CHARACTERISTICS**

GND = 0V;  $t_f$  =  $t_f \le$  2.5ns;  $C_L$  = 50pF;  $R_L$  = 500 $\Omega$ ;  $T_{amb}$  = -40°C to +85°C.


						LIMITS			
SYMBOL	PARAMETER	WAVEFORM	V <sub>CC</sub>	= 3.3V ±0	).3V	V <sub>CC</sub> =	= 2.7V	V <sub>CC</sub> = 1.2V	UNIT
			MIN	TYP <sup>1</sup>	MAX	MIN	MAX	TYP	]
t <sub>PHL</sub> t <sub>PLH</sub>	Propagation delay D <sub>n</sub> to Q <sub>n</sub>	1, 5	1.5	4.2	6.8	1.5	7.8	19	ns
t <sub>PHL</sub> t <sub>PLH</sub>	Propagation delay LE to Q <sub>n</sub>	2, 5	1.5	4.6	7.2	1.5	8.2	21	ns
t <sub>PZH</sub> t <sub>PZL</sub>	3-State output enable time  OE to Q <sub>n</sub>	3, 5	1.5	4.8	7.7	1.5	8.7	22	ns
t <sub>PHZ</sub> t <sub>PLZ</sub>	3-State output disable time  OE to Q <sub>n</sub>	3, 5	1.5	4.3	6.1	1.5	7.1	15	ns
t <sub>W</sub>	LE pulse width HIGH	2	3.0	1.5	_	3.0	_	_	ns
t <sub>SU</sub>	Setup time D <sub>n</sub> to LE	4	2.0	0	-	2.0	_	-	ns
t <sub>h</sub>	Hold time D <sub>n</sub> to LE	4	1.5	0.3	-	1.5	_	_	ns

#### NOTE:


### **AC WAVEFORMS**

 $V_M$  = 1.5V at  $V_{CC} \ge 2.7V; \, V_M$  = 0.5  $V_{CC}$  at  $V_{CC} < 2.7V.$   $V_{OL}$  and  $V_{OH}$  are the typical output voltage drop that occur with the output load.


V<sub>X</sub> = V<sub>OL</sub> + 0.3V at V<sub>CC</sub>  $\geq$  2.7V; V<sub>X</sub> = V<sub>OL</sub> + 0.1 V<sub>CC</sub> at V<sub>CC</sub> < 2.7V V<sub>Y</sub> = V<sub>OH</sub> -0.3V at V<sub>CC</sub>  $\geq$  2.7V; V<sub>Y</sub> = V<sub>OH</sub> - 0.1 V<sub>CC</sub> at V<sub>CC</sub> < 2.7V



Waveform 1. Input (D<sub>n</sub>) to output (Qn) propagation delays.



Waveform 2. Latch enable input (LE) pulse width, the latch enable input to output  $(Q_n)$  propagation delays



Waveform 3. 3-State enable and disable times.

<sup>1.</sup> Unless otherwise stated, all typical values are at  $V_{CC}$  = 3.3V and  $T_{amb}$  = 25°C.

## Octal D-type transparent latch with 5-volt tolerant inputs/outputs (3-State)


74LVC373A

#### **AC WAVEFORMS**

with 5-volt tolerant inputs/outputs V  $_M$  = 1.5V at V  $_{CC} \ge 2.7V;$  V  $_M$  = 0.5 V  $_{CC}$  at V  $_{CC} < 2.7V.$ 


 $\mbox{V}_{\mbox{OL}}$  and  $\mbox{V}_{\mbox{OH}}$  are the typical output voltage drop that occur with the output load.

V<sub>X</sub> = V<sub>OL</sub> + 0.3V at V<sub>CC</sub>  $\geq$  2.7V; V<sub>X</sub> = V<sub>OL</sub> + 0.1 V<sub>CC</sub> at V<sub>CC</sub> < 2.7V V<sub>Y</sub> = V<sub>OH</sub> -0.3V at V<sub>CC</sub>  $\geq$  2.7V; V<sub>Y</sub> = V<sub>OH</sub> - 0.1 V<sub>CC</sub> at V<sub>CC</sub> < 2.7V



Waveform 4. Data setup and hold times for the  $D_n$  input to the LE input. (The shaded areas indicate when the input is permitted to change for predictable output performance).

### **TEST CIRCUIT**



### **DEFINITIONS**

R<sub>L</sub> = Load resistor

C<sub>L</sub> = Load capacitance includes jig and probe capacitance

 $R_T$  = Termination resistance should be equal to  $Z_{OUT}$  of pulse generators.

SW00047


Waveform 5. Load circuitry for switching times.

## Octal D-type transparent latch with 5-volt tolerant inputs/outputs (3-State)

74LVC373A

### SO20: plastic small outline package; 20 leads; body width 7.5 mm

SOT163-1



### DIMENSIONS (inch dimensions are derived from the original mm dimensions)

UNIT	A max.	A <sub>1</sub>	A <sub>2</sub>	А3	bр	С	D <sup>(1)</sup>	E <sup>(1)</sup>	е	HE	L	Lp	Q	v	w	у	z <sup>(1)</sup>	θ
mm	2.65	0.30 0.10	2.45 2.25	0.25	0.49 0.36	0.32 0.23	13.0 12.6	7.6 7.4	1.27	10.65 10.00	1.4	1.1 0.4	1.1 1.0	0.25	0.25	0.1	0.9 0.4	8°
inches	0.10	0.012 0.004	0.096 0.089	0.01	0.019 0.014	0.013 0.009	0.51 0.49	0.30 0.29	0.050	0.419 0.394	0.055	0.043 0.016		0.01	0.01	0.004	0.035 0.016	0°

### Note

1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.


OUTLINE		REFER	ENCES	EUROPEAN	ISSUE DATE	
VERSION	IEC	JEDEC	EIAJ	PROJECTION	1550E DATE	
SOT163-1	075E04	MS-013AC			<del>-95-01-24</del> 97-05-22	

# Octal D-type transparent latch with 5-volt tolerant inputs/outputs (3-State)

74LVC373A

### SSOP20: plastic shrink small outline package; 20 leads; body width 5.3 mm

SOT339-1



### DIMENSIONS (mm are the original dimensions)

UNIT	A max.	Α1	A <sub>2</sub>	A <sub>3</sub>	bр	С	D <sup>(1)</sup>	E <sup>(1)</sup>	е	HE	L	Lp	Ø	v	w	у	Z <sup>(1)</sup>	θ
mm	2.0	0.21 0.05	1.80 1.65	0.25	0.38 0.25	0.20 0.09	7.4 7.0	5.4 5.2	0.65	7.9 7.6	1.25	1.03 0.63	0.9 0.7	0.2	0.13	0.1	0.9 0.5	8° 0°

### Note

1. Plastic or metal protrusions of 0.20 mm maximum per side are not included.

OUTLINE		REFER	RENCES	EUROPEAN	ISSUE DATE	
VERSION	IEC	JEDEC	EIAJ	PROJECTION	1330E DATE	
SOT339-1		MO-150AE			<del>93-09-08</del> 95-02-04	


1998 Jul 29 10


## Octal D-type transparent latch with 5-volt tolerant inputs/outputs (3-State)

74LVC373A

TSSOP20: plastic thin shrink small outline package; 20 leads; body width 4.4 mm

SOT360-1





### DIMENSIONS (mm are the original dimensions)

UNIT	A max.	Α1	A <sub>2</sub>	A <sub>3</sub>	рb	С	D <sup>(1)</sup>	E <sup>(2)</sup>	е	HE	L	Lp	Q	v	w	у	Z <sup>(1)</sup>	θ
mm	1.10	0.15 0.05	0.95 0.80	0.25	0.30 0.19	0.2 0.1	6.6 6.4	4.5 4.3	0.65	6.6 6.2	1.0	0.75 0.50	0.4 0.3	0.2	0.13	0.1	0.5 0.2	8° 0°

### Notes

- 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
- 2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

OUTLINE		REFER	EUROPEAN	ISSUE DATE		
VERSION	IEC	JEDEC	EIAJ		PROJECTION	ISSUE DATE
SOT360-1		MO-153AC				<del>-93-06-16-</del> 95-02-04

1998 Jul 29 11

## Octal D-type transparent latch with 5-volt tolerant inputs/outputs (3-State)

74LVC373A

#### Data sheet status

Data sheet status	Product status	Definition [1]
Objective specification	Development	This data sheet contains the design target or goal specifications for product development. Specification may change in any manner without notice.
Preliminary specification	Qualification	This data sheet contains preliminary data, and supplementary data will be published at a later date. Philips Semiconductors reserves the right to make chages at any time without notice in order to improve design and supply the best possible product.
Product specification	Production	This data sheet contains final specifications. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.

<sup>[1]</sup> Please consult the most recently issued datasheet before initiating or completing a design.

### **Definitions**

**Short-form specification** — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

**Application information** — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

### **Disclaimers**

**Life support** — These products are not designed for use in life support appliances, devices or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes — Philips Semiconductors reserves the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

Philips Semiconductors 811 East Arques Avenue P.O. Box 3409 Sunnyvale, California 94088–3409 Telephone 800-234-7381 © Copyright Philips Electronics North America Corporation 1998 All rights reserved. Printed in U.S.A.

print code Date of release: 08-98

Document order number: 9397-750-04506

Let's make things better.

Philips Semiconductors



