- Programmable Look-Ahead Up/Down Binary Counters
- Fully Synchronous Operation for Counting and Programming
- Internal Look-Ahead for Fast Counting
- · Carry Output for n-Bit Cascading
- Fully Independent Clock Circuit


description

These synchronous presettable counters feature an internal carry look-ahead for cascading in high speed counting applications. The 'LS169B and 'S169 are 4-bit binary counters. Synchronous operation is provided by having all flip-flops clocked simultaneously so that the outputs change coincident with each other when so instructed by the countenable inputs and internal gating. This mode of operation helps eliminate the output counting spikes that are normally associated with asynchronous (ripple-clock) counters. A buffered clock input triggers the four master-slave flip-flops on the rising (positive-going) edge of the clock waveform.

These counters are fully programmable; that is the outputs may each be preset to either level. The load input circuitry allows loading with the carry-enable output of cascaded counters. As loading is synchronous, setting up a low level at the load input disables the counter and causes the outputs to agree with the data inputs after the next clock pulse.

SN54LS169B, SN54S169 . . . J OR W PACKAGE SN74LS169B, SN74S169 . . . D OR N PACKAGE (TOP VIEW) U₁6∐Vcc U/D∏1 15 RCO CLK 2 A □ 3 14 □ QA В 🛛 4 13 🛮 QB 12 QC C∐5 D [] € 11 🗌 QD 10 ENT ENP 7 9 LOAD GND ∐8

SN54LS169B, SN54S169 . . . FK PACKAGE (TOP VIEW)




NC-No internal connection

TYPE		TYPICAL MAXIMUM CLOCK FREQUENCY					
	COUNTING	COUNTING DOWN	DISSIPATION				
'LS169B	35MHz	35MHz	100mW				
'S169	70MHz	55MHz	500mW				

The carry look-ahead circuitry provides for cascading counters for n-bit synchronous applications without additional gating. Instrumental in accomplishing this function are two count-enable inputs and a carry output. Both count enable inputs (ENP, ENT) must be low to count. The direction of the count is determined by the level of the up/down input. When the input is high, the counter counts up; when low, it counts down. Input ENT is fed forward to enable the carry output. The carry output thus enabled will produce a low-level output pulse with a duration approximately equal to the high portion of the QA output when counting up and approximately equal to the low portion of the QA output when counting down. This low-level overflow carry pulse can be used to enable successive cascaded stages. Transitions at the ENP or ENT inputs are allowed regardless of the level of the clock input. All inputs are diode-clamped to minimize transmission-line effects, thereby simplifying system design.

These counters feature a fully independent clock circuit. Changes at control inputs ($\overline{\text{ENP}}$, $\overline{\text{ENT}}$, $\overline{\text{LOAD}}$, $\overline{\text{U/D}}$) that will modify the operating mode have no effect until clocking occurs. The function of the counter (whether enabled, disabled, loading, or counting) will be dictated solely by the conditions meeting the stable setup and hold times.


logic symbol†



 † This symbol is in accordance with ANSI/IEEE Std. 91-1984 and IEC Publication 617-12. Pin numbers shown are for D, J, N, and W packages.




logic diagram (positive logic)



Pin numbers shown are for D, J, N, and W packages.

logic diagram (positive logic)




Pin numbers shown are for D, J, N, and W packages.



typical load, count, and inhibit sequences


Illustrated below is the following sequence:

- 1. Load (preset) to binary thirteen.
- 2. Count up to fourteen, fifteen (maximum), zero, one, and two.
- 3. Inhibit
- 4. Count down to one, zero (minimum), fifteen, fourteen, and thirteen





schematics of inputs and outputs



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)		7 V
Input voltage		7 V
Operating free-air temperature range	: SN54LS169B	$ 55^{\circ}$ C to 125° C
	SN74LS169B	0°C to 70°C
Storage temperature range		65° C to 150° C

NOTE 1: Voltage values are with respect to network ground terminal.

recommended operating conditions

				SI	154LS1	69B	SN	174LS16	59B	UNIT
				MIN	NOM	MAX	MIN	NOM	MAX	ONT
Vcc	Supply voltage			4.5	5	5.5	4.75	5	5.25	V
VIH	High-level-input voltage						2			V
VIL	Low-level input voltage					0.7			8.0	V
ЮН						- 0.4			- 0.4	mA
0		Any Q			- 1.2			- 1.2	mA	
IOL Low-level output current			RCO			4			8	mA
·OL			Any Q			12			24	mA
fclock	Clock frequency			0		20	0		20	MHz
tw(clock)	Width of clock pulse (high or low) (see Figure 1)		25			25			ns
		Data inputs	A, B, C, D	30			30]
		ENP or ENT	ENP or ENT				30			ns
t _{su}	Setup time, (see Figure 1)	Load		35			35] '''
		U/D					35			
th	Hold time at any input with respect to clock (see Figure 1)						0			ns
TA	Operating free-air temperature					125	0		70	°c

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

					SN	154LS16	9B	SN	174LS16	59B	UNIT
PARAMETER		TEST COND	ITIONS		MIN	TYP‡	MAX	MIN	TYP‡	MAX	GINET
VIK	V _{CC} = MIN,	I ₁ = - 18 mA					– 1.5			– 1. 5	V
	V _{CC} = MIN,	V _{IH} = 2 V,	RCO	I _{OH} = - 0.4 mA	2.5	3.4		2.7	3.4		V
Vон	VIL = MAX		Any Q	I _{OH} = - 1.2 mA	2.4	3.2		2.4	3.2		
			RCO	IOH = 4 mA		0.25	0.4		0.25	0.4	
	V _{CC} = MIN,	V _{IH} = 2 V,		I _{OL} = 8 mA					0.35	0.5] _v
VoL	VIL = MAX				I _{OL} = 12 mA		0.25	0.4		0.25	0.4
			Any Q	I _{OL} = 24 mA					0.35	0.5]
Iį	V _{CC} = MAX,	V _I = 7 V	-				0.1			0.1	mA
ПН	V _{CC} = MAX,	V ₁ = 2.7 V					20			20	μА
			U/D, LC	AD, ENP, CLK			- 0.2			- 0.2	^
IL	V _{CC} = MAX,	AX, $V_1 = 0.4 \text{ V}$		All other inputs			- 0.4			- 0.4	mA
			RCO		- 20		- 100	- 20		- 100	
los§	$V_{CC} = MAX, V_O = 0 V$		Any Q	Any Q			- 130	- 30		- 130	mA
lcc	V _{CC} = MAX,	See Note 2	1			28	45		28	45	mA

[†]For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

switching characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$ (see note 3)

	FROM	FROM TO TEST CONDITIONS					'LS169B				
PARAMETER¶	(INPUT)	(OUTPUT)	TEST CON	MIN	TYP	MAX	UNIT				
fmax					20	35		MHz			
^t PLH	01.14	RCO				26	40	ns			
tPHL tPHL	CLK	RCO				17	25	115			
^t PLH	ENT	RCO		D - 010	045 -5		15	25	ns		
tPHL	ENI		$R_L = 2 k\Omega$,	C _L = 15 pF		11	20	'''			
^t PLH		700				23	35	ns			
^t PHL	U/Ω	RCO				15	25] '''			
^t PLH								16	25		
tPHL	CLK	Any Q	R _L = 667 Ω,	C _L = 45 pF		17	25	ns			

[¶] Propagation delay time from up/down to ripple carry must be measured with the counter at either a minimum or a maximum count. As the logic level of the up/down input is changed, the ripple carry output will follow. If the count is minimum (0), the ripple carry output transistion will be in phase. If the count is maximum (15), the ripple carry output will be out of phase.

NOTE 3: Load circuits and voltage waveforms are shown in Section 1.




 $[\]ddagger$ All typical values are at V_{CC} = 5 V, T_A = 25°C. § Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.


NOTE 2: ICC is measured after applying a momentary 4.5 V, then ground, to the clock input with all other inputs grounded and the outputs

SYNCHRONOUS 4-BIT UP/DOWN BINARY COUNTERS

SDLS134 - OCTOBER 1976 - REVISED MARCH 1988

schematics of inputs and outputs





absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (See Note 4)
Input voltage 5.5 V
Interemitter voltage (see Note 5)
Operating free-air temperature range: SN54S169 (see Note 6)55°C to 125°C
SN74S169 0°C to 70°C
Storage temperature range

recommended operating conditions

		S	SN54S169			SN74S169		
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Supply voltage, V _{CC}		4.5	5	5.5	4.75	5	5.25	٧
High-level output current, IOH			- 1			- 1	mA	
Low-level output current, IQL				20			20	mA
Clock frequency, fclock		0		40	0		40	MHz
Width of clock pulse, tw(clock) (high	or low) (see Figure 1)	10			10			ns
	Data inputs A, B, C, D	4			4			1
·	ENP or ENT	14			14			ns
Setup time,t _{SU} (see Figure 1)	Load	9			6] ""
	U/D	20			20			
Hold time at any input with respect to	1			1			ns	
Operating free-air temperature, TA (se	- 55		125	0		70	°C	

NOTES: 4. Voltage values, except interemitter voltage, are with respect to network ground terminal.

- 5. This is the voltage between two emitters of a multiple-emitter transistor. For these circuits, this rating applies between the count enable inputs $\overline{\text{ENP}}$ and $\overline{\text{ENT}}$.
- 6. A SN54S169 in the W package operating at free-air temperatures above 91 °C requires a heat sink that provides a thermal resistance from case to free-air, $R_{\theta CA}$, of not more than 26 °C/W.



electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

		TEST CONDITIONS†			39	SN74S169			UNIT	
PARAMETER		TEST CO	NDITIONS '	MIN	TYP‡	MAX	MIN	TYP [‡]	MAX	CIVIT
V _{IH} High-level input voltage				2			2			V
V _{IL} Low-level input voltage						0.8			0.8	٧
VIK Input clamp voltage		V _{CC} = MIN,	$I_{J} = -18 \text{ mA}$			-1.2			-1.2	V
V _{OH} High-level output voltage		$V_{CC} = MIN,$ $V_{IL} = 0.8 V,$	$V_{IH} = 2 V$, $I_{OH} = -1 \text{ mA}$	2.5	3.4		2.7	3.4		٧
V _{OL} Low-level output voltage		$V_{CC} = MIN,$ $V_{IL} = 0.8 V,$	V _{IH} = 2 V, I _{OL} = 20 mA			0.5			0.5	٧
I Input current at maximum inpu	it voltage	V _{CC} = MAX,	V ₁ = 5.5 V			1			1	mA
	ENT					100			100	
IH High-level input current	Load	V _{CC} = MAX,	$V_i = 2.7 V$	- 10		- 200	- 10		- 200	μΑ
	Other inputs					50			50	
	ENT	.,	V 05V			-4			-4	mA
I _{IL} Low-level input current	Other inputs	$V_{CC} = MAX,$	V _I = 0.5 V			- 2			- 2	1111/4
IOS Short-circuit output current§		V _{CC} = MAX,		- 40		- 100	- 40		- 100	mΑ
ICC Supply current		V _{CC} = MAX,	See Note 2		100	160		100	160	mA

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

NOTE 2: ICC is measured after applying a momentary 4.5 V, then ground, to the clock input with all other inputs grounded and the outputs open.

switching characteristics, VCC = 5 V, TA = 25°C

a	FROM	то	TO TEST CONDITIONS		/D = H	IGH	U/	D = L(w	UNIT
PARAMETER¶	(INPUT)	(OUTPUT)			TYP	MAX	MIN	TYP	MAX	ONT
f _{max}				40	70		40	55		MHz
tPLH .	01.14	500	1		14	21		14	21	ns
tPHL.	CLK	RCO	0 15-5		20	28		20	28	113
t _{PLH}	01.14		$C_L = 15 \mathrm{pF},$ $R_L = 280 \Omega,$		8	15		8	15	ns
tPHL	CLK	Any Q	Any Q $R_L = 280 \Omega$, See Figures 2 and 3		11	15		11	15] '''
tPLH		===	and Note 3		7.5	11		6	12	ns
tPHL	ENT	RCO	RCO		15	22		15	25] ""
tPLH♦			1		9	15		8	15	
tpHL≎	U/ <u>D</u>	RCO			10	15		16	22	ns

 $¹_{t_{max}} = maximum clock frequency$

Propagation delay time from up/down to ripple carry must be measured with the counter at either a minimum or a maximum count. As the logic level of the up/down input is changed, the ripple carry output will follow. If the count is minimum (0), the ripple carry output transition will be in phase. If the count is maximum (15 for 'S169), the ripple carry output will be out of phase.

NOTE 3: Load circuits and voltage waveforms are shown in Section 1.




 $^{^{\}ddagger}$ All typical values are at V_{CC} = 5 V, T_A = 25 °C.

[§] Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

tpLH = propagation delay time, low-to-high-level output

tpHL = propagation delay time, high-to-low-level output


PARAMETER MEASUREMENT INFORMATION



NOTES: A. The input pulses are supplied by a generator having the following characteristics: PRR \leq 1 MHz, duty cycle \leq 50%, $Z_{out} \approx$ 50 Ω ; for 'LS169B, $t_r \leq$ 15 ns; $t_f \leq$ 6 ns, and for 'S169, $t_r \leq$ 2.5 ns, $t_f \leq$ 2.5 ns.

B. For 'LS169B, V_{ref} = 1.3 V; for 'S168 and 'S169, V_{ref} = 1.5 V.

FIGURE 1-PULSE WIDTHS, SETUP TIMES, HOLD TIMES




NOTES: A. The input pulses are supplied by a generator having the following characteristics: PRR \leq MHz, duty cycle \leq 50%, Z_{out} \approx 50 Ω ; for 'LS169B, t_r \leq 15 ns, t_f \leq 5 ns; and for 'S169, t_r \leq 2.5 ns.

- B. tpLH and tpHL from enable T input to ripple carry output assume that the counter is at the maximum count, all Q outputs high.
- C. For 'LS169B, $V_{ref} = 1.3 \text{ V}$; for 'S169, $V_{ref} = 1.5 \text{ V}$.
- D. Propagation delay time from up/down to ripple carry must be measured with the counter at either a minimum or a maximum count. As the logic level of the up/down input is changed, the ripple carry output will follow. If the count is minimum (0) the ripple carry output transition will be in phase. If the count is maximum (15), the ripple carry output will be out of phase.

FIGURE 2-PROPAGATION DELAY TIMES TO CARRY OUTPUT



PARAMETER MEASUREMENT INFORMATION



UP-COUNT VOLTAGE WAVEFORMS

NOTES: A. The input pulses are supplied by a generator having the following characteristics: PRR ≤ 1 MHz, duty cycle ≤50%, $Z_{out} \approx 50~\Omega$; for 'LS169B, $t_r \leq 15$ ns; $t_f \leq 6$ ns, and 'S169, $t_r \leq 2.5$ ns, $t_f \leq 2.5$ ns. Vary PRR to measure f_{max} .

- B. Outputs Q_D and carry are tested at t_{n+16} , where t_n is the bit-time when all outputs are low. C. For 'LS169B, $V_{ref}=1.3$ V; for 'S169, $V_{ref}=1.5$ V.

FIGURE 3-PROPAGATION DELAY TIMES FROM CLOCK





www.ti.com 15-Oct-2009

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
80018022A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type
8001802EA	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type
8001802EA	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type
8001802FA	ACTIVE	CFP	W	16	1	TBD	A42	N / A for Pkg Type
8001802FA	ACTIVE	CFP	W	16	1	TBD	A42	N / A for Pkg Type
SN54LS169BJ	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type
SN54LS169BJ	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type
SN54S169J	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type
SN54S169J	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type
SN74LS169BD	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LS169BD	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LS169BDE4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LS169BDE4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LS169BDG4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LS169BDG4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LS169BN	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
SN74LS169BN	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
SN74LS169BNE4	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
SN74LS169BNE4	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
SN74LS169BNSR	ACTIVE	SO	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LS169BNSR	ACTIVE	SO	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LS169BNSRE4	ACTIVE	SO	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LS169BNSRE4	ACTIVE	SO	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LS169BNSRG4	ACTIVE	SO	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LS169BNSRG4	ACTIVE	SO	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74S169J	OBSOLETE	CDIP	J	16		TBD	Call TI	Call TI
SN74S169J	OBSOLETE	CDIP	J	16		TBD	Call TI	Call TI
SN74S169N	OBSOLETE	PDIP	N	16		TBD	Call TI	Call TI
SN74S169N	OBSOLETE	PDIP	N	16		TBD	Call TI	Call TI
SN74S169N3	OBSOLETE	PDIP	N	16		TBD	Call TI	Call TI
SN74S169N3	OBSOLETE	PDIP	N	16	-	TBD	Call TI	Call TI



PACKAGE OPTION ADDENDUM

www.ti.com 15-Oct-2009

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	Eco Plan ⁽²⁾	Lead/Ball Finish	n MSL Peak Temp ⁽³⁾
SNJ54LS169BFK	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type
SNJ54LS169BFK	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type
SNJ54LS169BJ	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type
SNJ54LS169BJ	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type
SNJ54LS169BW	ACTIVE	CFP	W	16	1	TBD	A42	N / A for Pkg Type
SNJ54LS169BW	ACTIVE	CFP	W	16	1	TBD	A42	N / A for Pkg Type
SNJ54S169FK	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type
SNJ54S169FK	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type
SNJ54S169J	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type
SNJ54S169J	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type
SNJ54S169W	ACTIVE	CFP	W	16	1	TBD	A42	N / A for Pkg Type
SNJ54S169W	ACTIVE	CFP	W	16	1	TBD	A42	N / A for Pkg Type

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)


(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.


Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.




TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device		Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LS169BNSR	SO	NS	16	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1





*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LS169BNSR	SO	NS	16	2000	346.0	346.0	33.0

MECHANICAL DATA

NS (R-PDSO-G**)

14-PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



14 LEADS SHOWN




- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

FK (S-CQCC-N**)

28 TERMINAL SHOWN

LEADLESS CERAMIC CHIP CARRIER




NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a metal lid.
- D. The terminals are gold plated.
- E. Falls within JEDEC MS-004



W (R-GDFP-F16)

CERAMIC DUAL FLATPACK




- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only.
- E. Falls within MIL STD 1835 GDFP1-F16 and JEDEC MO-092AC



D (R-PDS0-G16)


PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 (0,15) per end.
- Body width does not include interlead flash. Interlead flash shall not exceed .017 (0,43) per side.
- E. Reference JEDEC MS-012 variation AC.



D(R-PDSO-G16)



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Refer to IPC7351 for alternate board design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC—7525
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.





www.ti.com 15-Oct-2009

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
80018022A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type
8001802EA	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type
8001802EA	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type
8001802FA	ACTIVE	CFP	W	16	1	TBD	A42	N / A for Pkg Type
8001802FA	ACTIVE	CFP	W	16	1	TBD	A42	N / A for Pkg Type
SN54LS169BJ	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type
SN54LS169BJ	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type
SN54S169J	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type
SN54S169J	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type
SN74LS169BD	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LS169BD	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LS169BDE4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LS169BDE4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LS169BDG4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LS169BDG4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LS169BN	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
SN74LS169BN	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
SN74LS169BNE4	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
SN74LS169BNE4	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
SN74LS169BNSR	ACTIVE	SO	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LS169BNSR	ACTIVE	SO	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LS169BNSRE4	ACTIVE	SO	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LS169BNSRE4	ACTIVE	SO	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LS169BNSRG4	ACTIVE	SO	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LS169BNSRG4	ACTIVE	SO	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74S169J	OBSOLETE	CDIP	J	16		TBD	Call TI	Call TI
SN74S169J	OBSOLETE	CDIP	J	16		TBD	Call TI	Call TI
SN74S169N	OBSOLETE	PDIP	N	16		TBD	Call TI	Call TI
SN74S169N	OBSOLETE	PDIP	N	16		TBD	Call TI	Call TI
SN74S169N3	OBSOLETE	PDIP	N	16		TBD	Call TI	Call TI
SN74S169N3	OBSOLETE	PDIP	N	16		TBD	Call TI	Call TI



PACKAGE OPTION ADDENDUM

www.ti.com 15-Oct-2009

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	Eco Plan ⁽²⁾	Lead/Ball Finish	n MSL Peak Temp ⁽³⁾
SNJ54LS169BFK	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type
SNJ54LS169BFK	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type
SNJ54LS169BJ	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type
SNJ54LS169BJ	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type
SNJ54LS169BW	ACTIVE	CFP	W	16	1	TBD	A42	N / A for Pkg Type
SNJ54LS169BW	ACTIVE	CFP	W	16	1	TBD	A42	N / A for Pkg Type
SNJ54S169FK	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type
SNJ54S169FK	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type
SNJ54S169J	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type
SNJ54S169J	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type
SNJ54S169W	ACTIVE	CFP	W	16	1	TBD	A42	N / A for Pkg Type
SNJ54S169W	ACTIVE	CFP	W	16	1	TBD	A42	N / A for Pkg Type

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)


(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.


Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.




TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device		Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LS169BNSR	SO	NS	16	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1





*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LS169BNSR	SO	NS	16	2000	346.0	346.0	33.0

MECHANICAL DATA

NS (R-PDSO-G**)

14-PINS SHOWN


PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



14 LEADS SHOWN




- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

FK (S-CQCC-N**)

28 TERMINAL SHOWN

LEADLESS CERAMIC CHIP CARRIER




NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a metal lid.
- D. The terminals are gold plated.
- E. Falls within JEDEC MS-004



W (R-GDFP-F16)

CERAMIC DUAL FLATPACK




- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only.
- E. Falls within MIL STD 1835 GDFP1-F16 and JEDEC MO-092AC



D (R-PDS0-G16)


PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 (0,15) per end.
- Body width does not include interlead flash. Interlead flash shall not exceed .017 (0,43) per side.
- E. Reference JEDEC MS-012 variation AC.



D(R-PDSO-G16)



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Refer to IPC7351 for alternate board design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC—7525
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DLP® Products	www.dlp.com	Communications and Telecom	www.ti.com/communications
DSP	<u>dsp.ti.com</u>	Computers and Peripherals	www.ti.com/computers
Clocks and Timers	www.ti.com/clocks	Consumer Electronics	www.ti.com/consumer-apps
Interface	interface.ti.com	Energy	www.ti.com/energy
Logic	logic.ti.com	Industrial	www.ti.com/industrial
Power Mgmt	power.ti.com	Medical	www.ti.com/medical
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
RFID	www.ti-rfid.com	Space, Avionics & Defense	www.ti.com/space-avionics-defense
RF/IF and ZigBee® Solutions	www.ti.com/lprf	Video and Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless-apps