

## SDAS200 – D2661. APRIL 1982 – REVISED MAY 1986

- SN54ALS113A . . . J PACKAGE  
SN74ALS113A . . . D OR N PACKAGE  
(TOP VIEW)

Pinout diagram of the 16-pin JTAG connector:

Pin	Signal
1	CLK
2	1K
3	1J
4	1PRE
5	1Q
6	1Q̄
7	GND
8	2Q̄
9	2Q
10	2PRE
11	2J
12	2K
13	2CLK
14	V <sub>CC</sub>

The SN54ALS113A is characterized for operation over the full military temperature range of  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ . The SN74ALS113A is characterized for operation from  $0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$ .

INPUTS				OUTPUTS	
PRE	CLK	J	K	Q	$\bar{Q}$
L	X	X	X	H	L
H	↓	L	L	Q <sub>0</sub>	$\bar{Q}_0$
H	↓	H	L	H	L
H	↓	L	H	L	H
H	↓	H	H	TOGGLE	
H	H	X	X	Q <sub>0</sub>	$\bar{Q}_0$


Pin diagram of the 74VHC163 4-bit binary counter. The chip has 14 pins. Pin 4 is VCC, pin 10 is GND. Pin 1 is PRE (active low), pin 2 is CLK, pin 3 is J, pin 11 is J, pin 5 is Q, pin 6 is Q-bar, pin 12 is K, pin 13 is CLK, pin 14 is K. The internal logic shows a 4-bit counter with outputs Q, Q-bar, Q, Q-bar.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

SN54ALS113A, SN74ALS113A  
DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS  
WITH PRESET

SDAS200 – D2661, APRIL 1982 – REVISED MAY 1986

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, $V_{CC}$	7 V
Input voltage	7 V
Operating free-air temperature range: SN54ALS113A	–55°C to 125°C
SN74ALS113A	0°C to 70°C
Storage temperature range	–65°C to 150°C

recommended operating conditions

			SN54ALS113A			SN74ALS113A			UNIT	
			MIN	NOM	MAX	MIN	NOM	MAX		
V <sub>CC</sub>	Supply voltage		4.5	5	5.5	4.5	5	5.5	V	
V <sub>IH</sub>	High-level input voltage		2			2			V	
V <sub>IL</sub>	Low-level input voltage		0.7			0.8			V	
I <sub>OH</sub>	High-level output current		−0.4			−0.4			mA	
I <sub>OL</sub>	Low-level output current		4			8			mA	
f <sub>clock</sub>	Clock frequency		0	25		0	30		mHz	
t <sub>w</sub>	Pulse duration	PRE low	20			10			ns	
		CLK high	20			16.5				
		CLK low	20			16.5				
t <sub>su</sub>	Setup time before CLK↓	Data	25			22			ns	
		PRE inactive	20			20				
t <sub>h</sub>	Hold time, data after CLK↓		0			0			ns	
T <sub>A</sub>	Operating free-air temperature		−55			125		0	70	°C

# SN54ALS113A, SN74ALS113A

## DUAL J-K NEGATIVE-EDGE-TRIGGERED FLIP-FLOPS

### WITH PRESET

SDAS200 – D2661, APRIL 1982 – REVISED MAY 1986

**electrical characteristic over recommended operating free-air temperature range (unless otherwise noted)**

PARAMETER		TEST CONDITIONS	SN54ALS113A			SN74ALS113A			UNIT
			MIN	TYP†	MAX	MIN	TYP†	MAX	
$V_{IK}$		$V_{CC} = 4.5 \text{ V}$ , $I_I = -18 \text{ mA}$			-1.5			-1.5	V
$V_{OH}$		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$ , $I_{OH} = -0.4 \text{ mA}$	$V_{CC}-2$			$V_{CC}-2$			V
$V_{OL}$		$V_{CC} = 4.5 \text{ V}$ , $I_{OL} = 4 \text{ mA}$		0.25	0.4		0.25	0.4	V
		$V_{CC} = 4.5 \text{ V}$ , $I_{OL} = 8 \text{ mA}$					0.35	0.5	
$I_I$	J, K, or CLK	$V_{CC} = 5.5 \text{ V}$ , $V_I = 7 \text{ V}$		0.1			0.1		mA
	$\overline{\text{PRE}}$			0.2			0.2		
$I_{IH}$	J, K, or CLK	$V_{CC} = 5.5 \text{ V}$ , $V_I = 2.7 \text{ V}$		20			20		$\mu\text{A}$
	$\overline{\text{PRE}}$			40			40		
$I_{IL}$	J, K, or CLK	$V_{CC} = 5.5 \text{ V}$ , $V_I = 0.4 \text{ V}$		-0.2			-0.2		mA
	$\overline{\text{PRE}}$			-0.4			-0.4		
$I_{O\ddagger}$		$V_{CC} = 5.5 \text{ V}$ , $V_O = 2.25 \text{ V}$	-30		-112	-30		-112	mA
$I_{CC}$		$V_{CC} = 5.5 \text{ V}$ , See Note 1		2.5	4.5		2.5	4.5	mA

† All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^\circ\text{C}$ .

‡ The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current,  $I_{OS}$ .

NOTE 1:  $I_{CC}$  is measured with J, K, CLK, and  $\overline{\text{PRE}}$  grounded, then with J, K, CLK, and  $\overline{\text{CLR}}$  grounded.

### switching characteristics (see Note 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 4.5 V to 5.5 V, C <sub>L</sub> = 50 pF, R <sub>L</sub> = 500 Ω, T <sub>A</sub> = MIN to MAX				UNIT
			SN54ALS113A		SN74ALS113A		
			MIN	MAX	MIN	MAX	
f <sub>max</sub>			25		30		MHz
t <sub>PLH</sub>	$\overline{\text{PRE}}$	Q or $\overline{\text{Q}}$	3	23	3	14	ns
t <sub>PHL</sub>			4	26	4	18	
t <sub>PLH</sub>	CLK	Q or $\overline{\text{Q}}$	3	22	3	15	ns
t <sub>PHL</sub>			5	23	5	19	

NOTE 2: Load circuit and voltage waveforms are shown in Section 1.

## **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.