- Fully Buffered to Offer Maximum isolation from External Disturbance
- Package Options Include Plastic Small Outline Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs
- Dependable Texas Instruments Quality and Reliability

TYPE	TYPICAL MAXIMUM CLOCK FREQUENCY	TYPICAL POWER DISSIPATION PER FLIP-FLOP
'ALS113A	40 MHz (C _L =15 pF)	6 mW

description


These devices contain two independent J-K negative-edge-triggered flip-flops. A low level at the Preset input sets the outputs regardless of the levels of the other inputs. When Preset \overline{PRE} is inactive (high), data at the J and K inputs meeting the setup time requirements are transferred to the outputs on the negative-going edge of the clock pulse. Clock triggering occurs at a voltage level and is not directly related to the fall time of the clock pulse. Following the hold time interval, data at the J and K inputs may be changed without affecting the levels at the outputs. These versatile flip-flops can perform as toggle flip-flops by tying J and K high.

The SN54ALS113A is characterized for operation over the full military temperature range of -55° C to 125°C. The SN74ALS113A is characterized for operation from 0°C to 70°C.


FUNCTION TABLE

INPUTS				OUTI	PUTS	
PRE	CLK	J	K	Q	Q	
L	Х	Х	Х	Н	L	
Н	\downarrow	L	L	Q_0	\overline{Q}_0	
Н	\downarrow	Н	L	Н	L	
Н	\downarrow	L	Н	L	Н	
Н	\downarrow	Н	Н	TOGGLE		
Н	Н	Χ	Χ	Q ₀	\overline{Q}_0	

SN54ALS113A . . . J PACKAGE SN74ALS113A . . . D OR N PACKAGE (TOP VIEW)




SN54ALS113A . . . FK PACKAGE (TOP VIEW)



NC-No internal connection

logic symbol†




[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pin numbers shown are for D, J, and N packages.

SDAS200 - D2661, APRIL 1982 - REVISED MAY 1986

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V _{CC}	7 V
Input voltage	7 V
Operating free-air temperature range: SN54ALS113A	-55°C to 125°C
SN74ALS113A	0°C to 70°C
Storage temperature range	-65°C to 150°C

recommended operating conditions

				SN54	ALS11	S113A SN74ALS113A		3A	UNIT		
			М	IN	NOM	MAX	MIN	NOM	MAX	UNII	
Vcc	Supply voltage		4	1.5	5	5.5	4.5	5	5.5	V	
٧ _{IH}	High-level input voltage			2			2			V	
V _{IL}	Low-level input voltage					0.7			0.8	V	
ІОН	High-level output current					-0.4			-0.4	mA	
l _{OL}	Low-level output current					4			8	mA	
fclock	Clock frequency			0		25	0		30	mHz	
	Pulse duration	PRE low	:	20			10			ns	
t_{W}		CLK high	:	20			16.5				
		CLK low		20			16.5				
t _{su}	Catura time a hafana CLK	Data		25			22				
	Setup time before CLK↓	PRE inactive		20			20			ns	
t _h	Hold time, data after CLK↓			0			0			ns	
TA	Operating free-air temperature		-:	55		125	0		70	°C	



SDAS200 - D2661, APRIL 1982 - REVISED MAY 1986

electrical characteristic over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		SN5	SN54ALS113A			SN74ALS113A			
				MIN	TYP†	MAX	MIN	TYP†	MAX	UNIT	
٧ıK		$V_{CC} = 4.5 \text{ V},$	I _I = –18 mA			-1.5			-1.5	V	
Vон		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V},$	$I_{OH} = -0.4 \text{ mA}$	V _{CC} -2			V _{CC} -2			V	
VOL		$V_{CC} = 4.5 \text{ V},$	$I_{OL} = 4 \text{ mA}$		0.25	0.4		0.25	0.4	,,	
I VOL		$V_{CC} = 4.5 \text{ V},$	$I_{OL} = 8 \text{ mA}$				0.35		0.5	V	
II	J, K, or CLK	V _{CC} = 5.5 V,	V _I = 7 V			0.1			0.1	mA	
"	PRE	V()() = 3.5 V,				0.2			0.2	IIIA	
1	J, K, or CLK	V _{CC} = 5.5 V,	V _I = 2.7 V			20			20	^	
lιΗ	PRE	V () = 3.5 V,				40			40	μΑ	
1	J, K, or CLK	V _{CC} = 5.5 V,	V _I = 0.4 V			-0.2			-0.2	mA	
l⊩	PRE	V()() = 3.5 V,				-0.4			-0.4	ША	
IO [‡]	-	V _{CC} = 5.5 V,	V _O = 2.25 V	-30		-112	-30		-112	mA	
Icc		V _{CC} = 5.5 V,	See Note 1		2.5	4.5		2.5	4.5	mA	

switching characteristics (see Note 2)

PARAMETER	FROM (INPUT)	то (оитрит)	V_{CC} = 4.5 V to 5.5 V, C_L = 50 pF, R_L = 500 Ω , T_A = MIN to MAX			UNIT	
			SN54ALS113A SN74ALS113A		.S113A]	
			MIN	MAX	MIN	MAX	
fmax			25		30		MHz
t _{PLH}	PRE	Q or $\overline{\mathbb{Q}}$	3	23	3	14	ns
t _{PHL}	TRE	2 2 2	4	26	4	18	
t _{PLH}	CLK	Q or Q	3	22	3	15	ns
t _{PHL}	- -	Q 51 Q	5	23	5	19	113

NOTE 2: Load circuit and voltage waveforms are shown in Section 1.



[†] All typical values are at V_{CC} = 5 V, T_A = 25°C. ‡ The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, I_{OS}. NOTE 1: ICC is measured with J, K, CLK, and PRE grounded, then with J, K, CLK, and CLR grounded.

IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated