

## CMOS 8-Bit Microcontroller

**TMP87CM71F, TMP87CN71F, TMP87CP71F, TMP87CS71F**


The TMP87CM71/N71/P71/S71 are the high speed and high performance 8-bit single chip microcomputers. These MCU contain 6-bit AD conversion inputs and a VFT (Vacuum Fluorescent Tube) driver on a chip.

| Part No.   | ROM           | RAM           | Package            | OTP MCU                    |
|------------|---------------|---------------|--------------------|----------------------------|
| TMP87CM71F | 32 K × 8-bit  | 1.5 K × 8-bit | P-QFP80-1420-0.80B | TMP87PP71F /<br>TMP87PS71F |
| TMP87CN71F | 40 K × 8-bit  |               |                    |                            |
| TMP87CP71F | 48 K × 8-bit  |               |                    |                            |
| TMP87CS71F | 61184 × 8-bit | 2.0 K × 8-bit |                    | TMP87PS71F                 |

**Features**

- ◆ 8-bit single chip microcomputer TLC8-870 Series
- ◆ Instruction execution time: 0.5  $\mu$ s (at 8 MHz), 122  $\mu$ s (at 32.768 kHz)
- ◆ 412 basic instructions
  - Multiplication and Division (8 bits × 8 bits, 16 bits ÷ 8 bits)
  - Bit manipulations (Set/Clear/Complement/Move/Test/Exclusive or)
  - 16-bit data operations
  - 1-byte jump/subroutine-call (Short relative jump/ Vector call)
- ◆ 14 interrupt sources (External: 5, Internal: 9)
  - All sources have independent latches each, and nested interrupt control is available.
  - 3 edge-selectable external interrupts with noise reject
  - High-speed task switching by register bank changeover
- ◆ 10 Input/Output ports (73 pins)
  - Output: 1 port (8 pins)
  - Input/Output: 9 ports (65 pins)
- ◆ Two 16-bit Timer/Counters
  - Timer, Event counter modes
- ◆ Two 8-bit Timer/Counters
  - Timer, Event counter, Capture (Pulse width/duty measurement), PWM output, Programmable divider output modes
- ◆ Time Base Timer (Interrupt frequency: 1 Hz to 16 kHz)
- ◆ Divider output function (frequency: 1 kHz to 8 kHz)
- ◆ Watchdog Timer
  - Interrupt source/reset output (programmable)

P-QFP80-1420-0.80B



TMP87CM71F  
TMP87CN71F  
TMP87CP71F  
TMP87CS71F  
TMP87PP71F  
TMP87PS71F


000707EBA1

- For a discussion of how the reliability of microcontrollers can be predicted, please refer to Section 1.3 of the chapter entitled Quality and Reliability Assurance / Handling Precautions.
- TOSHIBA is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to comply with the standards of safety in making a safe design for the entire system, and to avoid situations in which a malfunction or failure of such TOSHIBA products could cause loss of human life, bodily injury or damage to property. In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent TOSHIBA products specifications. Also, please keep in mind the precautions and conditions set forth in the "Handling Guide for Semiconductor Devices," or "TOSHIBA Semiconductor Reliability Handbook" etc..
- The TOSHIBA products listed in this document are intended for usage in general electronics applications (computer, personal equipment, office equipment, measuring equipment, industrial robotics, domestic appliances, etc.). These TOSHIBA products are neither intended nor warranted for usage in equipment that requires extraordinarily high quality and/or reliability or a malfunction or failure of which may cause loss of human life or bodily injury ("Unintended Usage"). Unintended Usage include atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, medical instruments, all types of safety devices, etc.. Unintended Usage of TOSHIBA products listed in this document shall be made at the customer's own risk.
- The products described in this document are subject to the foreign exchange and foreign trade laws.
- The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or others.
- The information contained herein is subject to change without notice.


- ◆ 8-bit Serial Interface
  - With 8 bytes transmit/receive data buffer
  - Internal/external serial clock, and 4/8-bit mode
- ◆ 8-bit High Speed Serial Output (rate: max. 1 bit /  $\mu$ s)
- ◆ 6-bit AD conversion input (6 channels)
- ◆ Vacuum Fluorescent Tube Driver (automatic display)
  - High breakdown voltage ports
- ◆ Key scanning function
  - Key-matrix constructed by segment outputs (1 to 16) and key inputs (1 to 8)
- ◆ Dual clock operation
  - Single/Dual-clock mode (option)
- ◆ Five Power saving operating modes
  - STOP mode: Oscillation stops. Battery/Capacitor back-up. Port output hold/High-impedance.
  - SLOW mode: Low power consumption operation using low-frequency clock (32.768 kHz).
  - IDLE1 mode: CPU stops, and Peripherals operate using high-frequency clock. Release by interrupts.
  - IDLE2 mode: CPU stops, and Peripherals operate using high-and low-frequency clock. Release by interrupts.
  - SLEEP mode: CPU stops, and Peripherals operate using low-frequency clock. Release by interrupts.
- ◆ Wide operating voltage: 2.7 to 5.5 V at 4.19 MHz/32.768 kHz, 4.5 to 5.5 V at 8 MHz/32.768 kHz  
(TMP87CM71/N71/P71)  
2.7 to 5.5 V at 32.768 kHz, 4.5 to 5.5 V at 8 MHz/32.768 kHz (TMP87CS71)
- ◆ Emulation Pod: BM87CK70F0B

## Pin Assignments (Top View)

P-QFP80-1420-0.80B



## Block Diagram



## Pin Function

| Pin Name                                                               | Input / Output  | Function                                                                                                                                                                                                                                                                            |                                                                                                         |
|------------------------------------------------------------------------|-----------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------------------------------------------------------------------------------------------|
| P07 to P00                                                             | I/O             | Two 8-bit programmable input/output ports (tri-state).<br><br>Each bit of these ports can be individually configured as an input or an output under software control. During reset, all bits are configured as inputs. When used as a divider output, the latch must be set to "1". |                                                                                                         |
| P17, P16, P14                                                          | I/O             |                                                                                                                                                                                                                                                                                     |                                                                                                         |
| P15 (TC2)                                                              | I/O (Input)     |                                                                                                                                                                                                                                                                                     | Timer/Counter 2 input                                                                                   |
| P13 (DVO)                                                              | I/O (Output)    |                                                                                                                                                                                                                                                                                     | Divider output                                                                                          |
| P12 (INT2 / TC1)                                                       | I/O (Input)     |                                                                                                                                                                                                                                                                                     | External interrupt input 2 or Timer/Counter 1 input                                                     |
| P11 (INT1)                                                             |                 |                                                                                                                                                                                                                                                                                     | External interrupt input 1                                                                              |
| P10 (INT0)                                                             |                 |                                                                                                                                                                                                                                                                                     | External interrupt input 0                                                                              |
| P22 (XTOUT)                                                            | I/O (Output)    | 3-bit input/output port with latch. When used as an input port, the latch must be set to "1".                                                                                                                                                                                       | Resonator connecting pins (32.768 kHz). For inputting external clock, XTIN is used and XTOUT is opened. |
| P21 (XTIN)                                                             | I/O (Input)     |                                                                                                                                                                                                                                                                                     | External interrupt input 5 or STOP mode release signal input                                            |
| P20 (INT5/STOP)                                                        |                 |                                                                                                                                                                                                                                                                                     |                                                                                                         |
| P37 (HSO)                                                              | I/O (Output)    | 8-bit input/output port with latch. When used as an input port, a HSO output, a SIO input/output, a timer/counter input, or an interrupt input, the latch must be set to "1".                                                                                                       | HSO serial data output                                                                                  |
| P36                                                                    | I/O             |                                                                                                                                                                                                                                                                                     |                                                                                                         |
| P35 (HSCK)                                                             | I/O (Output)    |                                                                                                                                                                                                                                                                                     | HSO serial clock output                                                                                 |
| P34 (SO)                                                               |                 |                                                                                                                                                                                                                                                                                     | SIO serial data output                                                                                  |
| P33 (SI)                                                               | I/O (Input)     |                                                                                                                                                                                                                                                                                     | SIO serial data input                                                                                   |
| P32 (SCK)                                                              | I/O (I/O)       |                                                                                                                                                                                                                                                                                     | SIO serial clock input/output                                                                           |
| P31 (TC4)                                                              | I/O (Input)     |                                                                                                                                                                                                                                                                                     | Timer/Counter 4 input                                                                                   |
| P30 (INT3 / TC3)                                                       |                 |                                                                                                                                                                                                                                                                                     | External interrupt input 3 or Timer/Counter 3 input                                                     |
| P47 (CIN4 / KEY7),<br>P46 (CIN5 / KEY6)<br>P45 (KEY5)<br>to P40 (KEY0) | I/O (Input)     | 8-bit input/output port with latch. When used as an input port, the latch must be set to "1".                                                                                                                                                                                       | Comparator inputs or Key scan inputs<br>Key scan inputs                                                 |
| P55 (PWM / P $\overline{D}$ O)                                         | I/O (Output)    | 6-bit input/output port with latch. When used as an input port, a comparator input, or a $\overline{PWM} / \overline{P\overline{D}O}$ output, the latch must be set to "1".                                                                                                         | 8-bit PWM output or 8-bit programmable divider output                                                   |
| P54                                                                    | I/O             |                                                                                                                                                                                                                                                                                     |                                                                                                         |
| P53 (CIN0)<br>to P50 (CIN3)                                            | I/O (Input)     |                                                                                                                                                                                                                                                                                     | Comparator inputs                                                                                       |
| P67 (G8) to P60 (G15)                                                  | I/O (Output)    | Three 8-bit high breakdown voltage I/O ports with the latch. When used as a VFT driver output, the latch must be cleared to "0".                                                                                                                                                    | VFT digit driver outputs                                                                                |
| P77 (G0) to P70 (G7)                                                   |                 |                                                                                                                                                                                                                                                                                     |                                                                                                         |
| P97 (S15) to P90 (S8)                                                  |                 |                                                                                                                                                                                                                                                                                     | VFT segment driver outputs (Key strobe outputs)                                                         |
| P87 (S7) to P80 (S0)                                                   | Output (Output) | 8-bit high breakdown voltage output port with latch. When used as VFT driver output, the latch must be cleared to "0".                                                                                                                                                              |                                                                                                         |
| XIN, XOUT                                                              | Input, Output   | Resonator connecting pins for high-frequency clock. For inputting external clock, XIN is used and XOUT is opened.                                                                                                                                                                   |                                                                                                         |
| RESET                                                                  | I/O             | Reset signal input or watchdog timer output/address-trap-reset output/system-clock-reset output.                                                                                                                                                                                    |                                                                                                         |
| TEST                                                                   | Input           | Test pin for out-going test. Be tied to low.                                                                                                                                                                                                                                        |                                                                                                         |
| VDD, VSS                                                               | Power Supply    | + 5 V, 0 V (GND)                                                                                                                                                                                                                                                                    |                                                                                                         |
| VKK                                                                    |                 | VFT driver power supply                                                                                                                                                                                                                                                             |                                                                                                         |

## Operational Description

### 1. CPU Core Functions

The CPU core consists of a CPU, a system clock controller, an interrupt controller, and a watchdog timer. This section provides a description of the CPU core, the program memory (ROM), the data memory (RAM), and the reset circuit.

#### 1.1 Memory Address Map

The TLC87-870 Series is capable of addressing 64K bytes of memory. Figure 1-1 shows the memory address maps of the TMP87CM71/N71/P71/S71. In the TLC87-870 Series, the memory is organized 4 address spaces (ROM, RAM, SFR, and DBR). It uses a memory mapped I/O system, and all I/O registers are mapped in the SFR/DBR address spaces. There are 16 banks of general-purpose registers. The register banks are also assigned to the first 128 bytes of the RAM address space.




Figure 1-1. Memory Address Maps

## Electrical Characteristics

## Absolute Maximum Ratings

(V<sub>SS</sub> = 0 V)

| Parameter                       | Symbol              | Conditions                  | Ratings                                       | Unit |
|---------------------------------|---------------------|-----------------------------|-----------------------------------------------|------|
| Supply Voltage                  | V <sub>DD</sub>     |                             | – 0.3 to 6.5                                  | V    |
| Input Voltage                   | V <sub>IN</sub>     |                             | – 0.3 to V <sub>DD</sub> + 0.3                | V    |
| Output Voltage                  | V <sub>OUT1</sub>   | P2, P3, P4, P5, XOUT, RESET | – 0.3 to V <sub>DD</sub> + 0.3                | V    |
|                                 | V <sub>OUT2</sub>   | Source open drain ports     | V <sub>DD</sub> – 40 to V <sub>DD</sub> + 0.3 |      |
| Output Current (Per 1 pin)      | I <sub>OUT1</sub>   | P0, P1, P2, P3, P4, P5      | 3.2                                           | mA   |
|                                 | I <sub>OUT3</sub>   | P8, P9 (segment outputs)    | – 12                                          |      |
|                                 | I <sub>OUT4</sub>   | P6, P7 (digit outputs)      | – 25                                          |      |
|                                 | Σ I <sub>OUT1</sub> | P0, P1, P2, P3, P4, P5      | 120                                           |      |
| Output Current (Total)          | Σ I <sub>OUT2</sub> | P6, P7, P8, P9              | – 120                                         | mA   |
|                                 |                     |                             |                                               |      |
| Power Dissipation [Topr = 70°C] | PD                  |                             | 350                                           | mW   |
| Soldering Temperature (time)    | Tsld                |                             | 260 (10 s)                                    | °C   |
| Storage Temperature             | Tstg                |                             | – 55 to 125                                   | °C   |
| Operating Temperature           | Topr                |                             | – 30 to 70                                    | °C   |

**Note:** The absolute maximum ratings are rated values which must not be exceeded during operation, even for an instant. Any one of the ratings must not be exceeded. If any absolute maximum rating is exceeded, a device may break down or its performance may be degraded, causing it to catch fire or explode resulting in injury to the user. Thus, when designing products which include this device, ensure that no absolute maximum rating value will ever be exceeded.

## (1) TMP87CM71/N71/P71

## Recommended Operating Conditions

(V<sub>SS</sub> = 0 V, Topr = – 30 to 70°C)

| Parameter          | Symbol           | Pins                    | Conditions              |                        | Min                    | Max                    | Unit |
|--------------------|------------------|-------------------------|-------------------------|------------------------|------------------------|------------------------|------|
| Supply Voltage     | V <sub>DD</sub>  |                         | fc = 8 MHz              | NORMAL1, 2 modes       | 4.5                    | 5.5                    | V    |
|                    |                  |                         |                         | IDLE1, 2 modes         |                        |                        |      |
|                    |                  |                         | fc = 4.2 MHz            | NORMAL1, 2 modes       | 2.7                    |                        |      |
|                    |                  |                         |                         | IDLE1, 2 modes         |                        |                        |      |
|                    |                  |                         | fs = 32.768 kHz         | SLOW mode              |                        |                        |      |
|                    |                  |                         |                         | SLEEP mode             |                        |                        |      |
|                    | STOP mode        | 2.0                     |                         |                        |                        |                        |      |
| Input High Voltage | V <sub>IH1</sub> | Except hysteresis input | V <sub>DD</sub> ≥ 4.5 V |                        | V <sub>DD</sub> × 0.70 | V <sub>DD</sub>        | V    |
|                    | V <sub>IH2</sub> | Hysteresis input        |                         |                        | V <sub>DD</sub> × 0.75 |                        |      |
|                    | V <sub>IH3</sub> |                         | V <sub>DD</sub> < 4.5 V | V <sub>DD</sub> × 0.90 |                        |                        |      |
| Input Low Voltage  | V <sub>IL1</sub> | Except hysteresis input | V <sub>DD</sub> ≥ 4.5 V |                        | 0                      | V <sub>DD</sub> × 0.30 | V    |
|                    | V <sub>IL2</sub> | Hysteresis input        |                         |                        |                        | V <sub>DD</sub> × 0.25 |      |
|                    | V <sub>IL3</sub> |                         | V <sub>DD</sub> < 4.5 V | V <sub>DD</sub> × 0.10 |                        |                        |      |
| Clock Frequency    | fc               | XIN, XOUT               | VDD = 4.5 to 5.5V       |                        | 0.4                    | 8.0                    | MHz  |
|                    |                  |                         | VDD = 2.7 to 5.5V       |                        |                        | 4.2                    |      |
|                    | fs               | XTIN, XTOUT             |                         |                        | 30.0                   | 34.0                   | kHz  |

**Note:** The recommended operating conditions for a device are operating conditions under which it can be guaranteed that the device will operate as specified. If the device is used under operating conditions other than the recommended operating conditions (supply voltage, operating temperature range, specified AC/DC values etc.), malfunction may occur. Thus, when designing products which include this device, ensure that the recommended operating conditions for the device are always adhered to.

## (2) TMP87CS71

## Recommended Operating Conditions

(V<sub>SS</sub> = 0 V, T<sub>opr</sub> = – 30 to 70°C)

| Parameter          | Symbol           | Pins                    | Conditions                  |                  | Min                    | Max                    | Unit |
|--------------------|------------------|-------------------------|-----------------------------|------------------|------------------------|------------------------|------|
| Supply Voltage     | V <sub>DD</sub>  |                         | f <sub>c</sub> = 8 MHz      | NORMAL1, 2 modes | 4.5                    | 5.5                    | V    |
|                    |                  |                         |                             | IDLE1, 2 modes   |                        |                        |      |
|                    |                  |                         | f <sub>s</sub> = 32.768 kHz | SLOW mode        | 2.7                    |                        |      |
|                    |                  |                         |                             | SLEEP mode       |                        |                        |      |
|                    |                  |                         |                             | STOP mode        | 2.0                    |                        |      |
| Input High Voltage | V <sub>IH1</sub> | Except hysteresis input | V <sub>DD</sub> ≥ 4.5 V     |                  | V <sub>DD</sub> × 0.70 | V <sub>DD</sub>        | V    |
|                    | V <sub>IH2</sub> | Hysteresis input        |                             |                  | V <sub>DD</sub> × 0.75 |                        |      |
|                    | V <sub>IH3</sub> |                         | V <sub>DD</sub> < 4.5 V     |                  | V <sub>DD</sub> × 0.90 |                        |      |
| Input Low Voltage  | V <sub>IL1</sub> | Except hysteresis input | V <sub>DD</sub> ≥ 4.5 V     |                  | 0                      | V <sub>DD</sub> × 0.30 | V    |
|                    | V <sub>IL2</sub> | Hysteresis input        |                             |                  |                        | V <sub>DD</sub> × 0.25 |      |
|                    | V <sub>IL3</sub> |                         | V <sub>DD</sub> < 4.5 V     |                  |                        | V <sub>DD</sub> × 0.10 |      |
| Clock Frequency    | f <sub>c</sub>   | XIN, XOUT               | VDD = 4.5 to 5.5V           |                  | 0.4                    | 8.0                    | MHz  |
|                    | f <sub>s</sub>   | XTIN, XTOUT             |                             |                  | 30.0                   | 34.0                   | kHz  |



## DC Characteristics

(V<sub>SS</sub> = 0 V, T<sub>opr</sub> = – 30 to 70°C)

| Parameter                              | Symbol           | Pins                                 | Conditions                                                                                                          | Min                                                        | Typ. | Max | Unit |      |    |
|----------------------------------------|------------------|--------------------------------------|---------------------------------------------------------------------------------------------------------------------|------------------------------------------------------------|------|-----|------|------|----|
| Hysteresis Voltage                     | V <sub>HS</sub>  | Hysteresis input                     |                                                                                                                     | –                                                          | 0.9  | –   | V    |      |    |
| Input Current                          | I <sub>IN1</sub> | TEST                                 | V <sub>DD</sub> = 5.5 V<br>V <sub>IN</sub> = 5.5 V/0 V                                                              | –                                                          | –    | ± 2 | μA   |      |    |
|                                        | I <sub>IN2</sub> | Open drain ports,<br>Tri-state ports |                                                                                                                     |                                                            |      |     |      |      |    |
|                                        | I <sub>IN3</sub> | RESET, STOP                          |                                                                                                                     |                                                            |      |     |      |      |    |
| Input Resistance                       | R <sub>IN1</sub> | Port P4 with pull-down               |                                                                                                                     | 30                                                         | 70   | 150 | kΩ   |      |    |
|                                        | R <sub>IN2</sub> | RESET                                |                                                                                                                     | 100                                                        | 220  | 450 |      |      |    |
| Pull-down Resistance                   | R <sub>K</sub>   | Source open drain ports              | V <sub>DD</sub> = 5.5 V, V <sub>KK</sub> = – 33 V                                                                   | –                                                          | 80   | –   |      |      |    |
| Output Leakage Current                 | I <sub>LO1</sub> | Sink open drain ports                | V <sub>DD</sub> = 5.5 V, V <sub>OUT</sub> = 5.5 V                                                                   | –                                                          | –    | 2   | μA   |      |    |
|                                        | I <sub>LO2</sub> | Source open drain ports              | V <sub>DD</sub> = 5.5 V, V <sub>OUT</sub> = – 33 V                                                                  | –                                                          | –    | – 2 |      |      |    |
|                                        | I <sub>LO3</sub> | Tri-state ports                      | V <sub>DD</sub> = 5.5 V, V <sub>OUT</sub> = 5.5 V / 0 V                                                             | –                                                          | –    | ± 2 |      |      |    |
| Output High Voltage                    | V <sub>OH2</sub> | Tri-state ports                      | V <sub>DD</sub> = 4.5 V, I <sub>OH</sub> = – 0.7 mA                                                                 | 4.1                                                        | –    | –   | V    |      |    |
|                                        | V <sub>OH3</sub> | P8, P9                               | V <sub>DD</sub> = 4.5 V, I <sub>OH</sub> = – 5 mA                                                                   | 2.4                                                        | –    | –   |      |      |    |
| Output Low Voltage                     | V <sub>OL</sub>  | Except XOUT                          | V <sub>DD</sub> = 4.5 V, I <sub>OL</sub> = 1.6 mA                                                                   | –                                                          | –    | 0.4 | V    |      |    |
| Output High current                    | I <sub>OH</sub>  | P6, P7                               | V <sub>DD</sub> = 4.5 V, V <sub>OH</sub> = 2.4 V                                                                    | –                                                          | – 15 | –   | mA   |      |    |
| Supply Current in<br>NORMAL 1, 2 modes | I <sub>DD</sub>  |                                      | V <sub>DD</sub> = 5.5 V<br>f <sub>c</sub> = 8 MHz<br>f <sub>s</sub> = 32.768 kHz<br>V <sub>IN</sub> = 5.3 V / 0.2 V | TMP87CM71/N71/P71                                          |      | –   | 10.0 | 16.0 | mA |
| Supply Current in<br>IDLE 1, 2 modes   |                  |                                      |                                                                                                                     | TMP87CS71                                                  |      | –   | 11.0 | 17.0 |    |
| Supply Current in<br>SLOW mode         |                  |                                      | V <sub>DD</sub> = 3.0 V<br>f <sub>s</sub> = 32.768 kHz<br>V <sub>IN</sub> = 2.8 V / 0.2 V                           | –                                                          | 30   | 60  | μA   |      |    |
| Supply Current in<br>SLEEP mode        |                  |                                      |                                                                                                                     | –                                                          | 15   | 30  |      |      |    |
| Supply Current in<br>STOP mode         |                  |                                      |                                                                                                                     | V <sub>DD</sub> = 5.5 V<br>V <sub>IN</sub> = 5.3 V / 0.2 V | –    | 0.5 | 10   | μA   |    |

Note 1: Typical values show those at T<sub>opr</sub> = 25°C, V<sub>DD</sub> = 5 V.

Note 2: Input Current I<sub>IN1</sub>, I<sub>IN3</sub>; The current through resistor is not included, when the input resistor (pull-up/pull-down) is contained.

Note 3: Typical current consumption during AD conversion is 1.2 mA.

## AD Conversion Characteristics

(V<sub>SS</sub> = 0 V, V<sub>DD</sub> = 2.7 / 4.5 to 5.5 V, T<sub>opr</sub> = – 30 to 70°C)

| Parameter                  | Symbol           | Pins         | Conditions              | Min             | Typ. | Max             | Unit |
|----------------------------|------------------|--------------|-------------------------|-----------------|------|-----------------|------|
| Analog Input Voltage Range | V <sub>CIN</sub> | CIN5 to CIN0 |                         | V <sub>SS</sub> | –    | V <sub>DD</sub> | V    |
| Conversion Error           |                  |              | V <sub>DD</sub> = 5.0 V | –               | –    | ± 1.5           | LSB  |

## AC Characteristics


(V<sub>SS</sub> = 0 V, V<sub>DD</sub> = 2.7/4.5 to 5.5 V, T<sub>opr</sub> = – 30 to 70°C)

| Parameter                    | Symbol           | Conditions                                                             | Min   | Typ. | Max   | Unit |
|------------------------------|------------------|------------------------------------------------------------------------|-------|------|-------|------|
| Machine Cycle Time           | t <sub>cy</sub>  | In NORMAL1, 2 modes                                                    | 0.5   | –    | 10    | μs   |
|                              |                  | In IDLE 1, 2 modes                                                     |       |      |       |      |
|                              |                  | In SLOW mode                                                           | 117.6 | –    | 133.3 |      |
|                              |                  | In SLEEP mode                                                          |       |      |       |      |
| High Level Clock Pulse Width | t <sub>WCH</sub> | For external clock operation (XIN input), f <sub>c</sub> = 8 MHz       | 50    | –    | –     | ns   |
| Low Level Clock Pulse Width  | t <sub>WCL</sub> |                                                                        |       |      |       |      |
| High Level Clock Pulse Width | t <sub>WSH</sub> | For external clock operation (XTIN input), f <sub>s</sub> = 32.768 kHz | 14.7  | –    | –     | μs   |
| Low Level Clock Pulse Width  | t <sub>WSL</sub> |                                                                        |       |      |       |      |


## Recommended Oscillating Conditions

(V<sub>SS</sub> = 0 V, V<sub>DD</sub> = 2.7 / 4.5 to 5.5 V, T<sub>opr</sub> = – 30 to 70°C)

| Parameter                  | Oscillator         | Oscillation Frequency | Recommended Oscillator | Recommended Constant |                |
|----------------------------|--------------------|-----------------------|------------------------|----------------------|----------------|
|                            |                    |                       |                        | C <sub>1</sub>       | C <sub>2</sub> |
| High-frequency Oscillation | Ceramic Resonator  | 8 MHz                 | KYOCERA KBR8.0M        | 30 pF                | 30 pF          |
|                            |                    | 4 MHz                 | KYOCERA KBR4.0MS       |                      |                |
|                            |                    |                       | MURATA CSA 4.00MG      |                      |                |
|                            | Crystal Oscillator | 8 MHz                 | TOYOCOM 210B 8.0000    | 20 pF                | 20 pF          |
|                            |                    | 4 MHz                 | TOYOCOM 204B 4.0000    |                      |                |
| Low-frequency Oscillation  | Crystal Oscillator | 32.768 kHz            | NDK MX-38T             | 15 pF                | 15 pF          |



(1) High-frequency Oscillation



(2) Low-frequency Oscillation

**Note:** An electrical shield by metal shield plate on the surface of the IC package should be recommendable in order to prevent the device from the high electric field stress applied for continuous reliable operation.