
7-Segment LED Display Decoder/ Driver with Serial Interface cmos

The MC14499 is a 7-segment alphanumeric LED decoder/driver with a serial interface port to provide communication with CMOS microprocessors and microcomputers. This device features NPN output drivers which allow interfacing to common cathode LED displays through external series resistors.


- High-Current Segment Drivers on Chip
- CMOS MPU Compatible Input Levels
- Wide Operating Voltage Range: 4.5 to 6.5 V
- Operating Temperature Range: 0 to 70°C
- Drives Four Characters with Decimal Points
- Also See MC14489

BLOCK DIAGRAM



MC14499





MAXIMUM RATINGS* (Voltages Referenced to VSS)

Rating	Symbol	Value	Unit		
DC Supply Voltage	V _{DD}	-0.5 to +7.0	V		
Input Voltage, All Inputs	V _{in}	-0.5 to V _{DD} +0.5	V		
Storage Temperature Range	T _{sto}	-65 to +150	°C		

^{*}Maximum Ratings are those values beyond which damage to the device may occur. Functional operation should be restricted to the limits in the Electrical Characteristics table or Circuit Operation section.

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit. For proper operation, it is recommended that V_{in} and V_{out} be constrained to the range $V_{SS} \leq (V_{in}$ or $V_{Out}) \leq V_{DD}$.

ELECTRICAL CHARACTERISTICS (VDD = 4.5 to 6.5 V)

Characteristic		Symbol	0°		25°		70°									
			Min	Max	Min	Max	Min	Max	Unit							
Serial Port Input Voltage	'0' Level '1' Level								V _{IL} V _{IH} (0.7×V _{DD}	0.3×V _{DD}	- 0.7×V _{DD}	0.3×V _{DD}	_ 0.7 × V _{DD}	0.3×V _{DD}	٧
Serial Port Input Current (Vin = 0 to VDD)		lin	_	±0.1	_	±0.1	_	± 1.0	μА							
Oscillator Input Voltage	'0' Level '1' Level	V _I L VIH	0.75×V _{DD}	0.25 × V _{DD} -	0.75×V _{DD}	0.25 × V _{DD}	_ 0.8×V _{DD}	0.2×V _{DD}	V							
Oscillator Input Current	$V_{OSC} = 0$ $V_{OSC} = V_{DD}$	il H	_	100 100	30 -30	80 - 80	10 - 10	_	μА							
Segment Driver Voltage Be	elow V _{DD} I _{out} = 50 mA I _{out} = 10 mA	∆∨он	-	1.1 0.8	_ _	1.0 0.75	<u>-</u>	1.1 0.8	٧							
Segment Driver Off Leakag	ge V _{out} =0	loz	-	100		50		100	μА							
Digit Drivers Source (On) Sink (Off)	V _{out} = 0.8 V V _{out} = 0.5 V	loh lol	6 -0.2	_	5.5 - 0.2	- 1	4 -0.1	=	mA							
Supply Current $V_{in} = 0$, $I_{out} = 0$, $COSC = 0.015 \mu F$		IDD	-	1	_	1	_	1	mA							
Maximum Power Dissipation	n	PD		500	_	500	_	500	mW							

SWITCHING CHARACTERISTICS ($V_{DD} = 5 \text{ V } \pm 10\%$, $T_A = 0 \text{ to } 70^{\circ}\text{C}$)

Characteristic	Fig	Symbol	Min	Max	Unit
Clock High Time	2	tCH	2		μS
Clock Low Time	2	^t CL	2		μS
Clock Rise Time	2	†CR		2	μS
Clock Fall Time	2	^t CF		2	μS
Enable Lead Time	2	te LEAD	200		ns
Enable Lag Time	2	te LAG	200		ns
Data Set-Up Time	2	^t D SUP	200		ns
Data Hold Time	2	^t D HOLD	1		μS
Scanner Frequency*	4	1/tSCAN	50	300	Hz
OSC/Digit Lead Time	4	top		10	μS
OSC/Segment Lead Time	4	tos		10	μS
Digit Overlap	4	tov		5	μS

^{*}Scanner Capacitance = 0.022 μ F.

CIRCUIT OPERATION

The circuit accepts a 20-bit input, 16 bits for the four digit display plus 4 bits for the decimal point—these latter four bits are optional.

The input sequence is the decimal point code followed by the four digits, as shown in Figure 1.

In order to enter data the enable input, ENABLE, must be active low. The sample and shift are accomplished on the falling clock edge, see Figure 2. Data are loaded from the shift register to the latches when ENABLE goes high. While the shift register is being loaded the previous data are stored in the latches.

If the decimal point is used, the system requires 20 clock pulses to load data; otherwise only 16 are required.

CASCADING

The circuit may be cascaded in the following manner.

If a 1111 word is loaded into the decimal point latch, the output of the shift register is switched to the decimal point driver, see Figure 3. Therefore, to cascade n four digit display drivers a set-up is used which loads the 1111 cascading word:

- 1. ENABLE = active low.
- Load 20-bits, the first four bits being 1, with 20 clock pulses.
- 3. ENABLE = high, to load the latch.
- 4. Repeat steps 1 to 3 (n-1) times.
- (n x 20)-bits can be loaded into n circuits, with 1111 as decimal point word to continue the cascading.

SCANNER

The scanner frequency is determined by an on-chip oscillator, which requires an external frequency-determining capacitor. The capacitor voltage varies between two trigger levels at the oscillator frequency.

An external oscillator signal can be used, within the recommended operating range of 200 to 800 Hz. For test purposes this frequency may be increased up to 10 kHz.

A divide by four counter provides four non-overlapping scanner waveforms corresponding to the four digits—see Figure 4.

SEGMENT DECODER

The code used in this matrix decoders is shown in Figure 5.

OUTPUT DRIVERS

There are two different drivers:

- The segment and decimal point drivers; these are NPN emitter followers with no current limiting devices.
- The digit output buffers; these are short-circuit protected CMOS devices.

A typical application circuit is shown in Figure 6.




Figure 1. Input Sequence




Figure 2a. Serial Input, Positive Clock




Figure 2b. Serial Input, Negative Clock




Figure 3. Cascading MC14499s




Figure 4. Scanner Waveforms

0000	G .	1000		8
0001	Ï	1001		9
0010	2	1010		Ŕ
0011	3	1011		ï
0100	4	1100		11
0101	5	1101		U
0110	ь	1110	dash	-
0111	7	1111	blank	

Figure 5. Segment Code




Figure 6. Application Example