

SCAS596K - OCTOBER 1997 - REVISED SEPTEMBER 2002

- Operate From 1.65 V to 3.6 V
- Inputs and Open-Drain Outputs Accept Voltages up to 5.5 V
- Max t_{pd} of 3.7 ns at 3.3 V

SN54LVC06A . . . J OR W PACKAGE SN74LVC06A . . . D, DB, DGV, NS, OR PW PACKAGE (TOP VIEW)




JESU 1 SN74LVC06A ... RGY PACKAGE



I_{off} Supports Partial-Power-Down Mode Operation

 Latch-Up Performance Exceeds 250 mA Per JESD 17

SN54LVC06A . . . FK PACKAGE (TOP VIEW)



NC - No internal connection

description/ordering information

These hex inverter buffers/drivers are designed for 1.65-V to 3.6-V V_{CC} operation.

The outputs of the 'LVC06A devices are open drain and can be connected to other open-drain outputs to implement active-low wired-OR or active-high wired-AND functions. The maximum sink current is 24 mA.

Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of these devices as translators in a mixed 3.3-V/5-V system environment.

These devices are fully specified for partial-power-down applications using I_{off}. The I_{off} circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

ORDERING INFORMATION

TA	PACKAGE†		ORDERABLE PART NUMBER	TOP-SIDE MARKING
	QFN – RGY	Tape and reel	SN74LVC06ARGYR	LC06A
	SOIC - D	Tube	SN74LVC06AD	LVC06A
	30IC = D	Tape and reel	SN74LVC06ADR	LVCOOA
–40°C to 85°C	SOP – NS Tape and reel		SN74LVC06ANSR	LVC06A
	SSOP – DB Tape and reel		SN74LVC06ADBR	LC06A
	TSSOP – PW	Tape and reel	SN74LVC06APWR	LC06A
	TVSOP – DGV Tape and reel		SN74LVC06ADGVR	LC06A
	CDIP – J	Tube	SNJ54LVC06AJ	SNJ54LVC06AJ
–55°C to 125°C	CFP – W	Tube	SNJ54LVC06AW	SNJ54LVC06AW
	LCCC – FK	Tube	SNJ54LVC06AFK	SNJ54LVC06AFK

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



SCAS596K - OCTOBER 1997 - REVISED SEPTEMBER 2002

FUNCTION TABLE (each inverter)

INPUT A	OUTPUT Y
Н	L
L	Н

logic diagram, each inverter (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC}	–0.5 V to 6.5 V
Output voltage range, V _O	
Input clamp current, I _{IK} (V _I < 0)	–50 mA
Output clamp current, I _{OK} (V _O < 0)	–50 mA
Continuous output current, I _O	±50 mA
Continuous current through V _{CC} or GND	
Package thermal impedance, θ _{JA} (see Note 2): D package	86°C/W
(see Note 2): DB package	96°C/W
(see Note 2): DGV package	127°C/W
(see Note 2): NS package	76°C/W
(see Note 2): PW package	113°C/W
(see Note 3): RGY package	47°C/W
Storage temperature range, T _{stg}	

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

- 2. The package thermal impedance is calculated in accordance with JESD 51-7.
- 3. The package thermal impedance is calculated in accordance with JESD 51-5.



recommended operating conditions (see Note 4)

			SN54L	VC06A	SN74L	VC06A	UNIT	
			MIN	MAX	MIN	MAX	UNII	
V	Cumhunaltaga	Operating	1.65	3.6	1.65	3.6	V	
Vcc	Supply voltage	Data retention only	1.5		1.5		V	
		V _{CC} = 1.65 V to 1.95 V	0.65 × V _{CC}		0.65 × V _{CC}			
ViH	High-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	1.7		1.7		V	
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	2	i, s	2			
		V _{CC} = 1.65 V to 1.95 V		0.35 × V _{CC}		$0.35 \times V_{CC}$		
\vee_{IL}	Low-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		0.7		0.7	V	
		V _{CC} = 2.7 V to 3.6 V	<i>A</i>	0.8		0.8		
٧ _I	Input voltage		0,5	5.5	0	5.5	V	
٧o	Output voltage		0	5.5	0	5.5	V	
		V _{CC} = 1.65 V	Q.	4		4		
l	Love lovel output ourrent	V _{CC} = 2.3 V		8		8	A	
lOL	Low-level output current	V _{CC} = 2.7 V		12		12	mA	
		V _{CC} = 3 V		24		24		
TA	Operating free-air temperature		- 55	125	-40	85	°C	

NOTE 4: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	,,	SN54LVC06A	SN74LVC06A	UNIT
PARAMETER	TEST CONDITIONS	vcc	MIN TYP [†] MAX	MIN TYPT MAX	UNIT
	I _{OL} = 100 μA	1.65 V to 3.6 V	0.2	0.2	
	I _{OL} = 4 mA	1.65 V	0.45	0.45	
VoL	I _{OL} = 8 mA	2.3 V	0.7	0.7	V
	I _{OL} = 12 mA	2.7 V	0.4	0.4	
	I _{OL} = 24 mA	3 V	0.55	0.55	
lį	V _I = 5.5 V or GND	3.6 V	€ ±5	±5	μΑ
l _{off}	V_I or $V_O = 5.5 V$	0	79	±10	μΑ
Icc	$V_I = V_{CC}$ or GND, $I_O = 0$	3.6 V	10	10	μΑ
ΔlCC	One input at V _{CC} – 0.6 V, Other inputs at V _{CC} or GND	2.7 V to 3.6 V	500	500	μΑ
C _i	V _I = V _{CC} or GND	3.3 V	5	5	pF

 $[\]dagger$ All typical values are at V_{CC} = 3.3 V, T_A = 25°C.

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

			SN54LVC06A								
PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} =		V _{CC} =		Vcc =	2.7 V	V _{CC} =		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t _{pd}	А	Y	1.4	5.6	P1	3.1		3.9	1	3.7	ns



SN54LVC06A, SN74LVC06A HEX INVERTER BUFFERS/DRIVERS WITH OPEN-DRAIN OUTPUTS

SCAS596K - OCTOBER 1997 - REVISED SEPTEMBER 2002

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)


						SN74L	VC06A				
PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = ± 0.1		V _{CC} =		VCC =	2.7 V	V _{CC} =		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
^t pd	Α	Y	1.4	5.6	1	3.1		3.9	1	3.7	ns

operating characteristics, $T_A = 25^{\circ}C$

PARAMETER		TEST	V _{CC} = 1.8 V	V _{CC} = 2.5 V	V _{CC} = 3.3 V	UNIT		
L		FARAMETER	CONDITIONS	TYP	TYP	TYP	ONIT	
Ī	C _{pd}	Power dissipation capacitance per buffer/driver	f = 10 MHz	2.1	2.3	2.5	pF	




PARAMETER MEASUREMENT INFORMATION (OPEN DRAIN)



TEST	S 1
tpzL (see Notes E and F)	V _{LOAD}
tpLZ (see Notes E and G)	VLOAD
tPHZ/tPZH	VLOAD

LOAD CIRCUIT

	INPUT						
vcc	VI	t _r /t _f	VM	VLOAD	CL	RL	$v_{\scriptscriptstyle\Delta}$
1.8 V ± 0.15 V	VCC	≤ 2 ns	V _{CC} /2	2×VCC	30 pF	1 k Ω	0.15 V
2.5 V \pm 0.2 V	VCC	≤ 2 ns	V _{CC} /2	2×VCC	30 pF	500 Ω	0.15 V
2.7 V	2.7 V	≤ 2.5 ns	1.5 V	6 V	50 pF	500 Ω	0.3 V
3.3 V \pm 0.3 V	2.7 V	≤ 2.5 ns	1.5 V	6 V	50 pF	500 Ω	0.3 V



NOTES: A. C_I includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \Omega$.
- D. The outputs are measured one at a time with one transition per measurement.
- E. Since this device has open-drain outputs, tpl 7 and tp71 are the same as tpd.
- F. tpzL is measured at V_M.
- G. t_{PLZ} is measured at $V_{OL} + V_{\Delta}$.
- H. All parameters and waveforms are not applicable to all devices.


Figure 1. Load Circuit and Voltage Waveforms



DGV (R-PDSO-G**)

24 PINS SHOWN

PLASTIC SMALL-OUTLINE




NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.

D. Falls within JEDEC: 24/48 Pins – MO-153 14/16/20/56 Pins – MO-194




- NOTES: A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. QFN (Quad Flatpack No-Lead) package configuration.
 - The package thermal performance may be enhanced by bonding the thermal die pad to an external thermal plane. This pad is electrically and thermally connected to the backside of the die and possibly selected ground leads.
 - E. Package complies to JEDEC MO-241 variation BA.



D (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

8 PINS SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0.006 (0,15).


D. Falls within JEDEC MS-012

MECHANICAL DATA

NS (R-PDSO-G**)

14-PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES:


- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



DB (R-PDSO-G**)

PLASTIC SMALL-OUTLINE

28 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.


C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-150

PW (R-PDSO-G**)

14 PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third—party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments
Post Office Box 655303
Dallas, Texas 75265

Copyright © 2003, Texas Instruments Incorporated