SLLS121B - D3554, AUGUST 1990 - REVISED MARCH 1993

- Meets EIA Standards RS-422-A and RS-485
- Meets CCITT Recommendations V.11 and X.27
- High-Speed Advanced Low-Power Schottky Circuitry
- Designed for 20-MBaud Operation in Both Serial and Parallel Applications
- Designed for Multipoint Transmission on Long Bus Lines in Noisy Environments
- Low Supply Current Requirements
 55 mA Max
- Wide Positive and Negative Input/Output Bus Voltages Ranges
- Driver Output Capacity . . . ±60 mA
- Thermal Shutdown Protection
- Driver Positive and Negative Current Limiting
- Functionally Interchangeable With SN75172

description

The SN65ALS172A and SN75ALS172A are quad line drivers with 3-state differential outputs. They are designed to meet the requirements of EIA Standards RS-422-A and RS-485 and CCITT Recommendations V.11 and X.27. These devices are optimized for balanced multipoint bus transmission at rates of up to 20-Mbaud. Each driver features wide positive and negative common-mode output voltage ranges making them suitable for party-line applications in noisy environments.

The SN65ALS172A and SN75ALS172A provide positive- and negative-current limiting and thermal shutdown for protection from line fault conditions on the transmission bus line. Shutdown occurs at a junction temperature of approximately 150°C.

The SN65ALS172A is characterized for operation from -40°C to 85°C and the SN75ALS172A is characterized for operation from 0°C to 70°C.

SN75ALS172A . . . N PACKAGE (TOP VIEW)

1A [1Y [1Z [2Z [2Y [1 2 3 4 5 6	15 14 13	V _{CC} 4A 4Y 4Z G 3Z
	_		

DW PACKAGE

1			1
1A [1	U 20	Vcc
1Y [2	19] 4A
NC [3	18] 4Y
1Z [4	17] NC
G[5	16] 4Z
2Z [6	15] G
NC [7	14	3Z
2Y [8	13	NC
2A [9	12] 3Y
GND [10	11] 3A
2A 🛚	9] 3Y

NC-No internal connection

FUNCTION TABLE (each driver)

INPUT	ENABLES		OUT	PUTS
A	G	G	Υ	Z
Н	н	Х	н	L
Ł	l H	Х	L	н
Н	X	L	н	L
L	X	L	L	н
×	L	н	Z	Z

H = high level, L = low level, X = irrelevant, Z = high impedance (off)

PRODUCTION DATA Information is current as of publication date. Products conform to specifications per the terms of Texas instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1993, Texas Instruments Incorporated


2-543

POST OFFICE BOX 655303 * DALLAS, TEXAS 75265


SN65ALS172A, SN75ALS172A QUAD DIFFERENTIAL LINE DRIVERS

SLLS121B - D3554, AUGUST 1990 - REVISED MARCH 1993

logic symbol†




logic diagram (positive logic)



Pin numbers shown are for the N package.

schematics of inputs and outputs





2-544

| **896**1724 0090754 4T7

[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

SN65ALS172A, SN75ALS172A QUAD DIFFERENTIAL LINE DRIVERS

SLLS121B - D3554, AUGUST 1990 - REVISED MARCH 1993

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V _{CC} (see Note 1)	
Output voltage range, VO	–9 V to 14 V
Continuous total dissipation	See Dissipation Rating Table
Operating free-air temperature range: SN65ALS17	'2A –40°C to 85°C
SN75ALS17	'2A 0°C to 70°C
Storage temperature range	65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for	10 seconds 260°C

NOTE 1: All voltage values are with respect to network ground terminal.

DISSIPATION RATING TABLE

PACKAGE	T _A ≤ 25°C POWER RATING	DERATING FACTOR	T _A = 70°C POWER RATING	T _A = 85°C POWER RATING
DW	1125 mW	9 mW/°C	720 mW	585 mW
N	1150 mW	9.2 mW/°C	736 mW	598 mW

recommended operating conditions

		MIN	NOM	MAX	UNIT
Supply voltage, VCC		4.75	5	5.25	V
High-level input voltage, V _{IH}		2			>
Low-level input voltage, VIL				0.8	>
Common-mode output voltage, VOC				+12 -7	٧
High-level output current, IOH				-60	mA
Low-level output current, IOL				60	mA
Operation from all temporature T	SN65ALS172A	-40		85	
Operating free-air temperature, TA	SN75ALS172A	0		70	ိုင



2-545

8961724 0090755 333 📟

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

	PARAMETER	TEST CO	NOTIONS	MIN	TYP	MAX	UNIT
Viκ	Input clamp voltage	lj = -18 mA	lj = -18 mA			-1.5	>
V _O	Output voltage	IO = 0		0		6	٧
IVOD1I	Differential output voltage	IO = 0		1.5		6	٧
IVOD21		V _{CC} = 5 V, R _L = 100 Ω	See Figure 1	1/2V _{OD1} or 2¶			>
		R _L = 54 Ω		1.5	2.5	5	
Vop3	Differential output voltage	See Note 2		1.5		5	>
ΔIVODI	Change in magnitude of differential output voltage‡	R _L = 54 Ω or 100 Ω,	See Figure 1			±0.2	>
Voc	Common-mode output voltage§					+3 -1	٧
∆lVocl	Change in magnitude of common-mode output voltage‡	1				±0.2	٧
0	Output current with power off	V _{CC} = 0,	V _O = -7 V to 12 V			±100	μA
loz	High-impedance-state output current	V _O = -7 V to 12 V				±100	μА
lн	High-level input current	V _I = 2.7 V				20	μА
ΊL	Low-level input current	V _I = 0.4 V				-100	μА
los	Short-circuit output current	V _O = -7 V to 12 V	V _O = -7 V to 12 V			±250	mA
1	Const. surged (all different)	No load	Outputs enabled		36	55	mA
ç	Supply current (all drivers)	NO IOAG	Outputs disabled		15	30	IIIA

[†] All typical values are at V_{CC} = 5 V and T_A = 25°C.

NOTE 2: See EIA Standard RS-485, Figure 3-5, Test Termination Measurement 2.

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, C_L = 50 pF

PARAMETER		TEST CONDITIONS			TYP	MAX	UNIT
tdD	Differential-output delay time	R _L = 54 Ω,	See Figure 2	9	15	22	ns
tPZH	Output enable time to high level	RL = 110 Ω,	See Figure 3	30	45	70	ns
tPZL	Output enable time to low level	R _L = 110 Ω,	See Figure 4	25	40	65	ns
^t PHZ	Output disable time from high level	R _L = 110 Ω,	See Figure 3	10	20	35	ns
^t PLZ	Output disable time from low level	R _L = 110 Ω,	See Figure 4	10	30	45	ns

[†] All typical values are at V_{CC} = 5 V and T_A = 25°C.



2-546

POST OFFICE BOX 655303 * DALLAS, TEXAS 75265

■ 8961724 0090756 27T **■**

[‡] Δ | VOD| and Δ | VOC| are the changes in magnitude of VOD and VOC respectively, that occur when the input is changed from a high level to a low level.

[§] In EIA Standard RS-422-A, V_{OC}, which is the average of the two output voltages with respect to ground, is called output offset voltage, V_{OS}. ¶ The minimum V_{OD2} with a 100-Ω load is either 1/2 V_{OD1} or 2 V, whichever is greater.

PARAMETER MEASUREMENT INFORMATION





Figure 1. Differential and Common-Mode Output Voltages



NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR = 1 MHz, $Z_O = 50 \Omega$, duty cycle = 50%, $t_f \le 5 \text{ ns}$, $t_f \le 5 \text{ ns}$.

B. C_L includes probe and stray capacitance.

Figure 2. Differential Output Test Circuit and Voltage Waveforms



2-547

PARAMETER MEASUREMENT INFORMATION




Figure 3. Test Circuit and Voltage Waveforms, tpZH and tpHZ




Figure 4. Test Circuit and Voltage Waveforms, tpzL and tpLZ

NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR = 1 MHz, Z_O = 50 Ω, duty cycle = 50%, t_f ≤ 5 ns, t_f ≤ 5 ns.

- B. CL includes probe and stray capacitance.
- C. To test the active-low enable G, ground G and apply an inverted input waveform to G.



2-548

POST OFFICE BOX 655303 * DALLAS, TEXAS 75265