

ESDALC12-1T2

Single line transient surge voltage suppressor (TVS) for data and power line

Datasheet - production data

Features

- Stand-off voltage 10 V
- Unidirectional device
- Low clamping factor V_{CL}/V_{BR}
- Breakdown voltage V_{BR} = 12 V min.
- Fast response time
- Very thin package: 0.4 mm
- Low leakage current
- RoHS compliant

Benefits

- High ESD robustness of the application
- Suitable for high density boards

Complies with the following standards:

- IEC 61000-4-2 level 4:
 - 15 kV (air discharge)
 - 8 kV (contact discharge)
- MIL STD 883G Method 3015-7: class 3B

Applications

Where transient overvoltage protection and electrical overstress protection in sensitive equipment are required, such as:

- Computers
- Printers
- Communication systems
- Cellular phone handsets and accessories
- Video equipment





Figure 1. Functional diagram



Description

The ESDALC12-1T2 is a unidirectional single line Transil™ diode designed specially for protection of integrated circuits in portable equipment and miniaturized electronic devices subjected to ESD and EOS transient over voltages. Packed in SOD882T, it minimizes PCB occupation.

TM: Transil is a trademark of STMicroelectronics

Characteristics ESDALC12-1T2

1 Characteristics

Table 1. Absolute maximum ratings ($T_{amb} = 25 \, ^{\circ}C$)

Symbol	Parameter	Value	Unit	
V _{PP}	Peak pulse voltage - IEC 61000-4-2 Air discharge Contact discharge	25 20	kV	
P _{PP}	Peak pulse power dissipation (8/20 µs) (1)		50	W
I _{PP}	Peak pulse current (8/20 μs) ⁽¹⁾	T _{j initial} = T _{amb}	2	Α
Tj	Operating junction temperature range	- 40 to + 125	°C	
T _{stg}	Storage temperature range	- 55 to +150	°C	

^{1.} For a surge greater than the maximum values, the diode will fail in short-circuit

Figure 2. Electrical characteristics (definitions)





Table 2. Electrical characteristics $(T_{amb} = 25 \, ^{\circ}C)$

Symbol	Test conditions	Min.	Тур.	Max.	Unit
V_{BR}	I _R = 1 mA	12		14	V
I _{RM}	V _{RM} = 10 V			200	nA
R_d	1 A to 3 A, 8/20 μs		1.9		Ω
V _{CL}	I _{PP} = 1 A, 8/20μs			20	V
С	$V_R = 0 \text{ V DC}, F = 1 \text{ MHz}, V_{OSC} = 30 \text{ mV}_{RMS}$		15	18	pF

ESDALC12-1T2 Characteristics

Figure 3. Peak pulse power dissipation versus initial junction temperature

Figure 4. Peak pulse power versus exponential pulse duration







Figure 5. Clamping voltage versus peak pulse current (maximum values)

Figure 6. Forward voltage drop versus peak forward current (typical values)








Figure 7. Junction capacitance versus reverse applied voltage (typical values)

Figure 8. Leakage current versus junction temperature (typical values)





Characteristics ESDALC12-1T2

Figure 9. ESD response to IEC 61000-4-2 (+15 kV air discharge) on each channel

Figure 10. ESD response to IEC 61000-4-2 (-15 kV air discharge) on each channel






Figure 11. S21 attenuation measurement



4/11 Doc ID 15025 Rev 3

2 Ordering information scheme

Figure 12. Ordering information scheme



Package information ESDALC12-1T2

3 Package information

- Epoxy meets UL94, V0
- Lead-free package

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK[®] packages, depending on their level of environmental compliance. ECOPACK[®] specifications, grade definitions and product status are available at: www.st.com. ECOPACK[®] is an ST trademark.

Figure 13. SOD882 dimension definitions





Table 3. SOD882 dimension values

	Dimensions					
Ref.		Millimeters		Inches		
	Min.	Тур.	Max.	Min.	Тур.	Max.
Α	0.40	0.47	0.50	0.016	0.019	0.020
A1	0.00		0.05	0.000		0.002
b1	0.45	0.50	0.55	0.018	0.020	0.022
b2	0.45	0.50	0.55	0.018	0.020	0.022
D	0.55	0.60	0.65	0.022	0.024	0.026
Е	0.95	1.00	1.05	0.037	0.039	0.041
е	0.60	0.65	0.70	0.024	0.026	0.028
L1	0.20	0.25	0.30	0.008	0.010	0.012
L2	0.20	0.25	0.30	0.008	0.010	0.012

ESDALC12-1T2 Package information


Figure 14. Footprint (dimensions in mm) Figure 15. Marking



Note:

Product marking may be rotated by multiples of 90° for assembly plant differentiation. In no case should this product marking be used to orient the component for its placement on a PCB. Only pin 1 mark is to be used for this purpose.

Figure 16. Tape and reel specifications




4 Recommendation on PCB assembly

4.1 Stencil opening design

- 1. General recommendation on stencil opening design
 - a) Stencil opening dimensions: L (Length), W (Width), T (Thickness).

Figure 17. Stencil opening dimensions



b) General design rule


Stencil thickness (T) = 75 \sim 125 μm

Aspect Ratio =
$$\frac{W}{T} \ge 1.5$$

Aspect Area =
$$\frac{L \times W}{2T(L+W)} \ge 0.66$$

- 2. Reference design
 - a) Stencil opening thickness: 100 µm
 - b) Stencil opening for leads: Opening to footprint ratio between 60% and 65%.

Figure 18. Recommended stencil windows position



4.2 Solder paste

- 1. Halide-free flux qualification ROL0 according to ANSI/J-STD-004.
- 2. "No clean" solder paste is recommended.
- 3. Offers a high tack force to resist component movement during high speed
- 4. Solder paste with fine particles: powder particle size is 20-45 μm.


4.3 Placement

- 1. Manual positioning is not recommended.
- 2. It is recommended to use the lead recognition capabilities of the placement system, not the outline centering
- 3. Standard tolerance of + 0.05 mm is recommended.
- 4. 3.5 N placement force is recommended. Too much placement force can lead to squeezed out solder paste and cause solder joints to short. Too low placement force can lead to insufficient contact between package and solder paste that could cause open solder joints or badly centered packages.
- 5. To improve the package placement accuracy, a bottom side optical control should be performed with a high resolution tool.
- 6. For assembly, a perfect supporting of the PCB (all the more on flexible PCB) is recommended during solder paste printing, pick and place and reflow soldering by using optimized tools.

4.4 PCB design preference

- To control the solder paste amount, the closed via is recommended instead of open vias.
- 2. The position of tracks and open vias in the solder area should be well balanced. The symmetrical layout is recommended, in case any tilt phenomena caused by asymmetrical solder paste amount due to the solder flow away.

4.5 Reflow profile



Note: Minimize air convection currents in the reflow oven to avoid component movement.

577

5 Ordering information

Table 4. Ordering information

Order code	Marking	Package	Weight	Base qty	Delivery mode
ESDALC12-1T2	V ⁽¹⁾	SOD882T	0.76 mg	12000	Tape and reel

^{1.} The marking can be rotated by multiples of 90° to differentiate assembly location

6 Revision history

Table 5. Document revision history

Date	Revision	Changes
16-Sep-2008	1	Initial release
02-Nov-2010	2	Updated <i>Table 1</i> , base quantity change on <i>Table 4</i> and updated graphics.
13-Jun-2012	3	Added Figure 13, updated Table 3 and added note after Figure 15.

Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY TWO AUTHORIZED ST REPRESENTATIVES, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2012 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

