

$2\times25W$ STEREO / $1\times50W$ MONO DIGITAL AUDIO AMPLIFIER WITH 20 BANDS EQ FUNCTIONS, DRC AND 2.1CH MODE

October 2015

GENERAL DESCRIPTION

The IS31AP2121 is a digital audio amplifier capable of driving 25W (BTL) each to a pair of 8Ω speakers and 50W (PBTL) to a 4Ω speaker operating at 24V supply without external heat-sink or fan. The IS31AP2121 is also capable of driving 4Ω , 12W (SE)×2 + 8Ω , 25W (BTL)×1 at 24V supply for 2.1CH application.

The IS31AP2121 can provide advanced audio processing functions, such as volume control, 20 EQ bands, audio mixing, 3D surround sound and Dynamic Range Control (DRC). These are fully programmable via a simple I2C control interface. Robust protection circuits are provided to protect the IS31AP2121 from damage due to accidental erroneous operating condition. The full digital circuit design of IS31AP2121 is more tolerant to noise and PVT (Process, Voltage, and Temperature) variation than the analog Class-AB or Class-D audio amplifier counterpart implemented by analog circuit design. IS31AP2121 is pop free during instantaneous power on/off or mute/shut down switching because of its robust built-in anti-pop circuit.

APPLICATIONS

- TV audio
- · Boom-box, CD and DVD receiver, docking system
- Powered speaker
- Wireless audio

FEATURES

- 16/18/20/24-bits input with I2S, Left-alignment and Right-alignment data format
- PSNR & DR (A-weighting)
 Loudspeaker: 104dB (PSNR), 110dB (DR) @24V
- Multiple sampling frequencies (F_s)
 - 32kHz / 44.1kHz / 48kHz and
 - 64kHz / 88.2kHz / 96kHz and
 - 128kHz / 176.4kHz / 192kHz
- System clock = 64x, 128x, 192x, 256x, 384x, 512x, 576x, 768x, 1024x Fs
 - $-64x\sim1024x F_{S}$ for 32kHz / 44.1kHz / 48kHz
 - $-64x\sim512x\ F_S\ for\ 64kHz\ /\ 88.2kHz\ /\ 96kHz$
 - $64x\sim256x$ F_S for 128kHz / 176.4kHz / 192kHz
- Supply voltage
 - 3.3V for digital circuit
 - 10V~26V for speaker driver
- Supports 2.0CH/2.1CH/Mono configuration
- Loudspeaker output power for at 24V
 - 10W \times 2CH into 8 Ω @0.16% THD+N for stereo
 - 15W \times 2CH into 8 Ω @0.19% THD+N for stereo
 - 25W \times 2CH into 8 Ω @0.3% THD+N for stereo
- Sound processing including:
 - 20 bands parametric speaker EQ
 - Volume control (+24dB ~ -103dB, 0.125dB/step),
 - Dynamic range control (DRC)
 - Dual band dynamic range control
 - Power clipping
 - 3D surround sound
 - Channel mixing
 - Noise gate with hysteresis window
 - Bass/Treble tone control
 - Bass management crossover filter
 - DC-blocking high-pass filter
- Anti-pop design
- Short circuit and over-temperature protection
- Supports I2C control without MCLK
- I2C control interface with selectable device address
- Support BCLK system
- Support hardware and software reset
- Internal PLL
- LV Under-voltage shutdown and HV Under-voltage detection
- Power saving mode



TYPICAL APPLICATION CIRCUIT




Figure 1 Typical Application Circuit (For Stereo)




Figure 2 Typical Application Circuit (For Mono)

Pin Logic	0	1
PDB	Power Down	Normal
RSTB	Reset	Normal
PBTL	Stereo	Mono







Figure 3 Typical Application Circuit (For 2.1CH) (Note 5)

Pin Logic	0	1
PDB	Power Down	Normal
RSTB	Reset	Normal
PBTL	Х	Х

- Note 1: When concerning about short-circuit protection or performance, it is suggested using the choke with its I_{DC} larger than 7A.
- Note 2: These capacitors should be placed as close to speaker jack as possible, and their values should be determined according to EMI test results.
- Note 3: The snubber circuit can be removed while the $V_{CC} \le 20V$.
- Note 4: When concerning about short-circuit protection or performance, it is suggested using the choke with its I_{DC} larger than 14A.
- Note 5: 2.1CH configuration, it programs by I2C via register address 0x11, D4 bit SEM.



PIN CONFIGURATION





PIN DESCRIPTION

No.	Pin	Description	Characteristics
1	OUTLA	Left channel output A.	
2	VCCLA	Left channel supply A.	
3,44	VCCLB	Left channel supply B.	
4~6,10~12	NC	Not connected.	
7	CLK_OUT	PLL ratio setting pin during power up, this pin is monitored on the rising edge of reset. PMF register will be default set at 1 or 4 times PLL ratio. Low: PMF [3:0]=[0000], 1 time of PLL ratio to avoid system MCLK over flow. High: PMF [3:0]=[0100], 4 times of PLL ratio. This pin could be clock output pin also during normal operating if EN_CLK_OUT register bit is enabled.	TTL output buffer, internal pull low with an $80k\Omega$ resistor.
8	PBTL	Stereo/mono configuration pin (Low: Stereo; High: Mono).	
9,28	DGND	Digital ground.	
13,27	DVDD	Digital power.	
14	ERRORB	ERRORB pin is a dual function pin. One is I2C address setting during power up. The other one is error status report (low active). It sets by register of A_SEL_FAULT at address 0x13 D6 to enable it.	This pin is monitored on the rising edge of reset. A value of Low (15k Ω pull down) sets the I2C device address to 0x30 and a value of High (15k Ω pull up) sets it to 0x31.
15	MCLK	Master clock input.	Schmitt trigger TTL input buffer, internal pull Low with an $80k\Omega$ resistor.
16~18,26	NC	Not connected.	
19	PDB	Power down, low active.	Schmitt trigger TTL input buffer, internal pull High with a $330 k\Omega$ resistor.
20	LRCIN	Left/Right clock input (F _S).	Schmitt trigger TTL input buffer, internal pull Low with an $80k\Omega$ resistor.
21	BCLK	Bit clock input (64F _S).	Schmitt trigger TTL input buffer, internal pull Low with an $80k\Omega$ resistor.
22	SDATA	I2S serial audio data input.	Schmitt trigger TTL input buffer
23	SDA	I2C serial data.	Schmitt trigger TTL input buffer
24	SCL	I2C serial clock input.	Schmitt trigger TTL input buffer
25	RSTB	Reset, low active.	Schmitt trigger TTL input buffer, internal pull High with a $330 \text{k}\Omega$ resistor.
29~33,40	NC	Not connected.	



PIN DESCRIPTION (CONTINUE)

No.	Pin	Description	Characteristics
34,41	VCCRB	Right channel supply B.	
35	VCCRA	Right channel supply A.	
36	OUTRB	Right channel output B.	
37,38	GNDR	Right channel ground.	
39	OUTRA	Right channel output A.	
42,43,45	NC	Not connected.	
46	OUTLB	Left channel output B.	
47,48	GNDL	Left channel ground.	
	Thermal Pad	Connect to DGND.	





ORDERING INFORMATION Industrial Range: 0°C to +70°C

Order Part No.	Package	QTY
IS31AP2121-LQLS1	e-LQFP-48, Lead-free	250/Tray

Copyright © 2015 Integrated Silicon Solution, Inc. All rights reserved. ISSI reserves the right to make changes to this specification and its products at any time without notice. ISSI assumes no liability arising out of the application or use of any information, products or services described herein. Customers are advised to obtain the latest version of this device specification before relying on any published information and before placing orders for products. Integrated Silicon Solution, Inc. does not recommend the use of any of its products in life support applications where the failure or malfunction of the

Integrated Silicon Solution, Inc. does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can reasonably be expected to cause failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such applications unless Integrated Silicon Solution, Inc. receives written assurance to its satisfaction, that:

a.) the risk of injury or damage has been minimized;

b.) the user assume all such risks; and

c.) potential liability of Integrated Silicon Solution, Inc is adequately protected under the circumstances



ABSOLUTE MAXIMUM RATINGS

Supply for driver stage (VCCR, VCCL), V _{CC}	-0.3V ~ +30V
Supply for digital circuit (DVDD), V _{DD}	-0.3V ~ +3.6V
Input voltage (SDA,SCL,RSTB,PDB,ERRORB,MCLK, BCLK,LRCIN,SDATA,PBTL), V _{IN}	-0.3V ~ +3.6V
Thermal resistance, θ_{JA}	27.4°C/W
Junction temperature range, T _J	0°C ~ 150°C
Storage temperature range, T _{STG}	−65°C ~ +150°C
ESD (HBM)	±2kV
ESD (CDM)	±500V

Note:

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other condition beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit
V_{CC}	Supply for driver stage to VCCR/L		10		26	V
V_{DD}	Supply for digital circuit		3.15		3.45	٧
T_J	Junction operating temperature		0		125	°C
T _A	Ambient operating temperature		0		70	°C

DC ELECTRICAL CHARACTERISTICS

T_A=25°C, unless otherwise noted.

Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit
I _{PDH}	VCC supply current during power down	V _{CC} = 24V		10	200	μΑ
I _{PDL}	DVDD supply current during power down	V _{DD} = 3.3V, PBTL=Low		13	20	μA
I _{CCH}	Quiescent current for VCC (50%/50% PWM duty)	V _{CC} = 24V		37		mA
I _{CCL}	Quiescent current for DVDD (Un-mute)	V_{DD} = 3.3V, PBTL=Low		70		mA
V_{UVH}	Under-voltage disabled (For DVDD)			2.8		V
V_{UVL}	Under-voltage enabled (For DVDD)			2.7		V
Б	Static drain-to-source on-state resistor, PMOS	V -24V L - 500mA		260		0
$R_{DS(ON)}$	Static drain-to-source on-state resistor, NMOS	V_{CC} =24V, I_D = 500mA	37 70 2.8 2.7		mΩ	
	L/R channel over-current protection	V _{CC} =24V, I _D =500mA		7		^
I _{SC}	Mono channel over-current protection	(Note 1)		14		Α
т	Junction temperature for driver shutdown			158		°C
T _S	Temperature hysteresis for recovery from shutdown			33		°C



DC ELECTRICAL CHARACTERISTICS (CONTINUE)

T_A=25°C, unless otherwise noted.

Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit
Logic Elec	ctrical Characteristics					
V_{IH}	High level input voltage	V _{DD} =3.3V	2.0			V
V_{IL}	Low level input voltage	V _{DD} =3.3V			8.0	V
V_{OH}	High level output voltage	V _{DD} =3.3V	2.4			V
V_{OL}	Low level output voltage	V _{DD} =3.3V			0.4	V
C_{IN}	Input capacitance			6.4		рF

Note 1: Loudspeaker over-current protection is only effective when loudspeaker drivers are properly connected with external LC filters. Please refer to the application circuit example for recommended LC filter configuration.

AC ELECTRICAL CHARACTERISTICS

 T_A =25°C, V_{CC} =24V, V_{DD} = 3.3V, f_S = 48kHz, R_L =8 Ω with passive LC lowpass filter (L= 15 μ H, R_{DC} = 63m Ω , C=220nF), input is 1kHz sinewave, volume is 0dB unless otherwise specified.

Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit	
		THD+N=0.16%, V _{CC} =24V, +8dB volume		10			
		THD+N=0.25%, V _{CC} =24V, +8dB volume		20			
Po		THD+N=1%, V _{CC} =12V, +8dB volume		7.5			
		THD+N=10%, V _{CC} =12V, +8dB volume		9			
		PBTL Mode, V_{CC} =24V, R_L =4 Ω , THD+N=0.16%, +8dB volume		40			
Po	RMS output power (Note 2)	PBTL Mode, V_{CC} =12V, R_L =4 Ω , THD+N=1%, +8dB volume		15		W	
. 0	Time output power (riote 2)	PBTL Mode, V_{CC} =12V, R_L =4 Ω , THD+N=10%, +8dB volume		18			
		2.1CH Mode, V_{CC} =24V, R_L =4 Ω , THD+N=0.14%, +8dB volume		5			
		2.1CH Mode, V_{CC} =24V, R_L =4 Ω , THD+N=0.16%, +8dB volume		10			
		2.1CH Mode, V_{CC} =12V, R_L =4 Ω , THD+N=1%, +8dB volume		3.7			
		2.1CH Mode, V_{CC} =12V, R_L =4 Ω , THD+N=10%, +8dB volume		4.5			
THD+N	Total harmonic distortion +	V_{CC} =24V, P_{O} = 7.5W		0.15		%	
ווייטחו	noise	V _{CC} =12V, Po = 2.5W		0.16		70	
V_{NO}	Output noise	20Hz ~ 20kHz (Note 3)		120		μV	
SNR	Signal-to-noise ratio	+8dB volume, input level is -9dB (Note 3)		104		dB	
DR	Dynamic range	+8dB volume, input level is -68dB (Note 3)		110		dB	
PSRR	Power supply ripple rejection	V _{RIPPLE} = 1V _{RMS} at 1kHz		-71		dB	
	Channel separation	1W @1kHz		-81		dB	



I2C DIGITAL INPUT SWITCHING CHARACTERISTICS (Note 4)

0	Parameter	Standar	Standard Mode		Fast Mode	
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit
f _{SCL}	Serial-Clock frequency	0	100	0	400	kHz
t _{BUF}	Bus free time between a STOP and a START condition	4.7		1.3		μs
t _{HD, STA}	Hold time (repeated) START condition	4.0		0.6		μs
t _{SU, STA}	Repeated START condition setup time	4.7		0.6		μs
t _{SU, STO}	STOP condition setup time	4.0		0.6		μs
t _{HD, DAT}	Data hold time	0	3.45	0	0.9	μs
t _{SU, DAT}	Data setup time	250		100		ns
t _{LOW}	SCL clock low period	4.7		1.3		μs
t _{HIGH}	SCL clock high period	4.0		0.6		μs
t _R	Rise time of both SDA and SCL signals, receiving		1000	20+0.1C _b	300	ns
t _F	Fall time of both SDA and SCL signals, receiving		300	20+0.1C _b	300	ns
C _b	Capacitive load for each bus line		400		400	pF
V _{NL}	Noise margin at the low level for each connected device (including hysteresis)	0.1V _{DD}		0.1V _{DD}		V
V _{NH}	Noise margin at the high level for each connected device (including hysteresis)	0.2V _{DD}		0.2V _{DD}		V

12S DIGITAL INPUT SWITCHING CHARACTERISTICS (Note 4)

Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit
t_{LR}	LRCIN period (1/F _s)		10.41		31.25	μs
t_{BL}	BCLK rising edge to LRCIN edge		50			ns
t _{LB}	LRCIN edge to BCLK rising edge		50			ns
t _{BCC}	BCLK period (1/64F _S)		162.76		488.3	ns
t _{BCH}	BCLK pulse width high		81.38		244	ns
t _{BCL}	CBLK pulse width low		81.38		244	ns
t _{DS}	SDATA set up time		50			ns
t _{DH}	SDATA hold time		50			ns

Note 2: Thermal dissipation is limited by package type and PCB design. The external heat-sink or system cooling method should be adopted for maximum power output.

Note 3: Measured with A-weighting filter.

Note 4: Guaranteed by design.






Figure 4 I2C Timing




Figure 5 I2S




Figure 6 Left-Alignment




Figure 7 Right-Alignment




Figure 8 System Clock Timing







Figure 9 Timing Relationship (Using I2S format as an example)



TYPICAL PERFORMANCE CHARACTERISTICS







Figure 10 THD+N vs. Frequency

Figure 11 THD+N vs. Frequency







Figure 12 THD+N vs. Frequency

Figure 13 THD+N vs. Frequency






Figure 14 THD+N vs. Frequency

Figure 15 THD+N vs. Frequency







Figure 16 THD+N vs. Output Power






Figure 18 THD+N vs. Output Power




Figure 19 THD+N vs. Output Power




Figure 20 THD+N vs. Output Power




Figure 21 Frequency Response






Figure 26 Efficiency vs. Output Power (Power Saving Mode)

Output Power(W)

Figure 27 Output Power vs. Supply Voltage Note: Dashed lines represent thermally limited region.

Supply Voltage(V)






Figure 28 Output Power vs. Supply Voltage

Note: Dashed lines represent thermally limited region.





Figure 29 Output Power vs. Supply Voltage

Note: Dashed lines represent thermally limited region.



FUNCTIONAL BLOCK DIAGRAM





APPLICATIONS INFORMATION

IS31AP2121 has a built-in PLL internally, the default volume is muted. IS31AP2121 will activate while the de-mute command via I2C is programmed.

OPERATION MODES

Without I2C Control

The default settings, Bass, Treble, EQ, Volume, DRC, PLL, Subwoofer Bandwidth, ..., and Subwoofer gain are applied to register table content when using IS31AP2121 without I2C control. The more information about default settings, please refer to the highlighted column of register table section.

With I2C Control

When using I2C control, user can program suitable parameters into IS31AP2121 for their specific applications. Please refer to the register table section to get the more detail.

INTERNAL PLL

IS31AP2121 has a built-in PLL internally. The MCLK/ F_S ratio will be fixed at 1024x, 512x, or 256x with a sample frequency of 48kHz, 96kHz, or 192kHz respectively. A carrier clock frequency is the frequency divided by 128 of master clock.

Table 1 MCLK/F_S Ratio

Fs	MCLK Frequency
48kHz	49.152MHz
44.1kHz	45.158MHz
32kHz	32.768MHz

RESET

When the RSTB pin is lowered, IS31AP2121 will clear the stored data and reset the register table to default values. IS31AP2121 will exit reset state at the 256th MCLK cycle after the RSTB pin is raised to high.

POWER DOWN CONTROL

IS31AP2121 has a built-in volume fade-in/fade-out design for power down and mute function. The relative power down timing diagrams for loudspeakers are shown below.




Figure 30 Power Down Timing Diagrams With Mute




Figure 31 Power Down Timing Diagrams

The volume level will be decreased to -∞dB in several LRCIN cycles. Once the fade-out procedure is finished, IS31AP2121 will turn off the power stages, stop clock signals (MCLK, BCLK) from feeding into digital circuit and turn off the current of the internal analog circuits. After PDB pin is pulled low, IS31AP2121 needs up to 256 LRCIN clocks to finish the above works before entering power down state. Users can't program IS31AP2121 during power down state, but all the settings of register table will still be kept except that DVDD is removed.

If the PD function is disabled in the midway of the fade-out procedure, IS31AP2121 will also execute the fade-in procedure. In addition, IS31AP2121 will establish the analog circuits' bias current and feed the clock signals (MCLK, BCLK) into digital circuits. Then, IS31AP2121 will return to its normal operation without power down.

SELF-PROTECTION CIRCUITS

IS31AP2121 has built-in protection circuits including thermal, short-circuit and under-voltage detection circuits.

Thermal Protection

When the internal junction temperature is higher than 158°C, power stages will be turned off and IS31AP2121 will return to normal operation once the



temperature drops to 125°C. The temperature values may vary around 10%.

Short-Circuit Protection

The short-circuit protection circuit protects the output stage when the wires connected to loudspeakers are shorted to each other or GND/VDD. For normal 24V operations, the current flowing through the power stage will be less than 7A for stereo configuration or less than 14A for mono configuration. Otherwise, the short-circuit detectors may pull the ERRORB pin to DGND, disabling the output stages. When the overtemperature or short-circuit condition occurs, the open-drain ERRORB pin will be pulled low and latched into ERROR state.

Once the over-temperature or short-circuit condition is removed, IS31AP2121 will exit ERROR state when one of the following conditions is met: (1) RSTB pin is pulled low. (2) PDB pin is pulled low. (3) Master mute is enabled through the I2C interface.

Under-voltage Protection

Once the V_{DD} voltage is lower than 2.7V, IS31AP2121 will turn off its loudspeaker power stages and cease the operation of digital processing circuits. When V_{DD} becomes larger than 2.8V, IS31AP2121 will return to normal operation.

ANTI-POP DESIGN

IS31AP2121 will generate appropriate control signals to suppress pop sounds during initial power on/off, power down/up, mute, and volume level changes.

3D SURROUND SOUND

IS31AP2121 provides the virtual surround sound technology with greater separation and depth voice quality for stereo signals.

12C CHIP SELECT

ERRORB is an input pin during power. It can be pulled High (15k Ω pull up) or Low (15k Ω pull down).

Low indicates an I2C address of 0x30, and high an address of 0x31.

OUTPUT CONFIGURATION

The bit 4 [SEM] of address 0X11 and PBTL pin defines the configuration mode. IS31AP2121 can be configured to stereo, mono via PBTL pin (the bit 4 [SEM] of address 0X11 default is low). 2.1CH output mode configuration, user can via I2C to program it from the bit 4 [SEM] of address 0X11. Table 2 provides a reference of available configuration.

Table 2 Output Configurations

[SEM]	PBTL	Configuration Mode
0	0	Stereo
0	1	Mono
1	Х	2.1CH




Figure 32 Output Configurations



POWER ON SEQUENCE

Hereunder is IS31AP2121's power on sequence. Give a de-mute command via I2C when the whole system is stable.




Figure 33 Power On Sequence

Table 2 Power On Sequence

Symbol	Condition	Min.	Max.	Unit
t1		0	-	ms
t2		0	-	ms
t3		10	-	ms
t4		0	-	ms
t5		10	-	ms
t6		10	-	ms
t7		0	-	ms
t8		200	-	ms
t9		20	-	ms
t10		-	0.1	ms
t11		25	-	ms
t12		25	-	ms
t13		-	22	ms
t14		-	0.1	ms

POWER OFF SEQUENCE

Hereunder is IS31AP2121's power off sequence.




Figure 34 Power Off Sequence



Table 3 Power Off Sequence

Symbol	Min.
t1 (With I2C Control)	35ms
t1 (Without I2C Control)	5ms
t2	0ms (Note)
t3	0ms
t4	1ms
t5	1ms

Note: When t2 is less than 0.1ms, pop noise may occur.



I2C-BUS TRANSFER PROTOCOL

INTRODUCTION

IS31AP2121 employs I2C-bus transfer protocol. Two wires, serial data and serial clock carry information between the devices connected to the bus. Each device is recognized by a unique 7-bit address and can operate as either a transmitter or a receiver. The master device initiates a data transfer and provides the serial clock on the bus. IS31AP2121 is always an I2C slave device.

PROTOCOL

START and STOP Condition

START is identified by a high to low transition of the SDA signal. A START condition must precede any command for data transfer. A STOP is identified by a low to high transition of the SDA signal. A STOP condition terminates communication between IS31AP2121 and the master device on the bus. In both START and STOP, the SCL is stable in the high state.

Data Validity

The SDA signal must be stable during the high period of the clock. The high or low change of SDA

only occurs when SCL signal is low. IS31AP2121 samples the SDA signal at the rising edge of SCL signal.

Device Addressing

The master generates 7-bit address to recognize slave devices. When IS31AP2121 receives 7-bit address matched with 0110000 or 0110001 (ERRORB pin state during power up), IS31AP2121 will acknowledge at the 9th bit (the 8th bit is for R/W bit). The bytes following the device identification address are for IS31AP2121 internal sub-addresses.

Data Transferring

Each byte of SDA signaling must consist of 8 consecutive bits, and the byte is followed by an acknowledge bit. Data is transferred with MSB first, as shown in the figure below. In both write and read operations, IS31AP2121 supports both single-byte and multi-byte transfers. Refer to the figure below for detailed data-transferring protocol.





Figure 35 Data Transferring

REGISTER DEFINITIONS

The IS31AP2121's audio signal processing data flow is shown below. Users can control these functions by programming appropriate settings in the register table. In this section, the register table is summarized first. The definition of each register follows in the next section.



Dual Band DRC Enable (Only for stereo mode, PBTL=Low)



Dual Band DRC Disable






Table 4 Register Function

Address	Name	Table	Default
00h	State Control 1 Register	5	000x 0100
01h	State Control 2 Register	6	x000 0100
02h	State Control 3 Register	7	0xxx 1111
03h	Master Volume Control Register	8	0001 1000
04h~06h	Channel 1~3 Volume Register	9	0001 0100
07h,08h	Bass/Treble Tone Register	10	xxx1 0000
09h	Bass Management Crossover Frequency Register	11	xxxx 0010
0Ah	State Control 4 Register	12	1001 0000
0Bh~0Ch	Channel 1~2 Configuration Register	13	xxx1 0010
0Dh	Channel 3 Configuration Register	14	xxx1 0000
0Eh	DRC Limiter Attack/Release Rate Register	15	0110 1010
0Fh~10h	Reserved	-	-
11h	State Control 5 Register	16	xx11 0010
12h	VCC Under-voltage Selection Register	17	1xxx 0001
13h	Noise Gate Gain Register	18	x000 xx00
14h	Coefficient RAM Base Address Register	19	x000 0000
15h~23h	User-Defined Coefficients Register	20~24	-
24h	Coefficients Control Register	25	xxxx 0000
25h~29h	Reserved	-	-
2Ah	Power Saving Mode Switching Level Register	26	xxx0 1101
2Bh	Volume Fine Tune Register	27	0011 1111

Note: The reserved registers are not allowed to write any bits in them, or the IC will be abnormal.

Table 5 00h State Control 1 Register

Bit	D7:D5	D4	D3
Name	IF	-	PWML_X
Default	000	Х	0
Bit	D2	D1	D0
Name	PWMR_X	LV_UVSEL	LREXC
Default	1	0	0

IS31AP2121 supports multiple serial data input formats including I2S, Left-alignment and Right-alignment. These formats are selected by users via D7~D5 of address 00h. The left/right channels can be exchanged to each other by programming to address 00h/D0, LREXC.

IF	Input Format
000	I2S 16-24 bits
001	Left-alignment 16-24 bits
010	Right-alignment 16 bits
011	Right-alignment 18 bits
100	Right-alignment 20 bits
101	Right-alignment 24 bits
Others	Not available
PWML_X	OUTLA/B exchange
PWML_X 0	OUTLA/B exchange No exchanged
_	•
0	No exchanged
0	No exchanged
0	No exchanged L/R exchanged
0 1 PWMR_X	No exchanged L/R exchanged OUTRA/B exchange





LV_UVSEL LV Under-voltage Selection

0 2.7V 1 3.0V

LREXC Left/Right Channel Exchanged

0 No exchange1 L/R exchange

Table 6 01h State Control 2 Register

			3.0.0	
Bit	D7:	D6	D5:D4	D3:D0
Name	ı	BCLK_SEL	FS	PMF
Default	Х	0	00	0100

IS31AP2121 has a built-in PLL and support multiple MCLK/Fs ratios. Detail setting is shown in the following table.

BCLK_SEL MCLK-less (BCLK system)

0 Disabled 1 Enable

FS Sampling Frequency 00 32/44.1/48kHz 01 64/88.2/96kHz

1x 128/176.4/192kHz

PMF Multiple MCLK/F_S Ratio Setting 0000 1024x(FS=00)/ 512x(FS=01)/

256x(FS=1x)

0001 64x 0010 128x 0011 192x 0100 256x

0101 384x (Not available when FS=1x)
 0110 512x (Not available when FS=1x)
 0111 576x (Not available when FS=01,1x)
 1000 768x (Not available when FS=01,1x)

1001 1024x (Not available when

FS=01,1x)

Others Not available

Note: The FS × PMF should be lower than 49.152MHz, or the system will be error.

Table 7 02h State Control 3 Register

Table 1 UZII State Control 5 Register				
Bit	D7	D6:D4	D3	D2:D0
Name	EN_CLK_OUT	-	MUTE	CM1:CM3
Default	0	XXX	1	111

IS31AP2121 has mute function including master mute and channel mute. When master mute is enabled, all 3 processing channels are muted. User can mute these 3 channels individually by channel mute. When the mute function is enabled or disabled, the fade-out or fade-in process will be initiated.

EN_CLK_OUT PLL Clock Output

0 Disabled1 Enable

MUTE Master Mute

All channel not mutedAll channel muted

CMx Channel x Mute
Channel x not muted
Only channel x muted

Table 8 03h Master Volume Control Register

Bit	D7:D0
Name	MV
Default	0001 1000

IS31AP2121 supports both master-volume (03h Register) and channel-volume control (04h, 05h and 06h Registers) modes. Both volume control settings range from +12dB ~ -103dB and 0.5dB per step. Note that the master volume control is added to the individual channel volume control as the total volume control. For example, if the master volume level is set at, Level A (in dB unit) and the channel volume level is set at Level B (in dB unit), the total volume control setting is equal to Level A plus with Level B. -103dB ≤ Total volume (Level A + Level B) ≤ +24dB.

MV	Master Volume
0000 0000	+12.0dB
0000 0001	+11.5dB
0000 0010	+11.0dB
0001 1000	0dB
1110 0110	-103.0dB
1110 0111	-∞
Others	-∞



Table 9 04h~06h Channel 1~3 Volume Registers

Bit	D7:D0
Name	CxV
Default	0001 0100

CxV 0000 0000 0000 0001	Channel x Volume +12.0dB +11.5dB
0001 0100	+2dB
 1110 0110 1110 0111 Others	-103.0dB -∞ -∞

Table 10 07h/08h Bass/Treble Tone Registers

Bit	D7:D5	D6:D0
Name	-	BTC/TTC
Default	xxx	10000

Last two sets of EQ can be programmed as bass/treble tone boost and cut. When, 0Ah Register, D6, BTE is set to high, the EQ-7 and EQ-8 will perform as bass and treble respectively. The -3dB corner frequency of bass is 360Hz, and treble is 7kHz. The gain range for both filters is +12db ~ - 12dB with 1dB per step.

BTC/TTC 00000	Bass/Treble Gain Setting +12dB
 00100 00101	+12dB +11dB
10000 10001	0dB -1dB
 111xx	-12dB

Table 11 09h Bass Management Crossover Frequency Register

	requestion in the greater		
Bit	D7:D4	D3:D0	
Name	-	XO	
Default	XXXX	0010	

The IS31AP2121 provides bass management crossover frequency selection. A 1st order high-pass filter (Channel 1 and 2) and a 2nd order low-pass filter (Channel 3) at selected frequency are performed.

XO	Bass Management Crossover Frequency
0000	80Hz
0001	100Hz
0010	120Hz
0011	140Hz
0100	160Hz
0101	180Hz
0110	200Hz
0111	300Hz
1000	400Hz
1001	500Hz
1010	600Hz
1011	700Hz
1100	800Hz
1101	900Hz
1110	1000Hz
1111	Reserved

Table 12 0Ah State Control 4 Register

		 • • • • • • • • • • • • • • • • •			
	Bit	D7	D6	D5	D4
	Name	SRBP	BTE	TBDRCE	NGE
ı	Default	1	0	0	1
	Bit	D3	D2	D1	D0
ı	Name	EQL	PSL	DSPB	HPB
	Default	0	0	0	0

The IS31AP2121 provides several DSP setting as following.

SRBP	Surround Bypass
0	Surround enable
1	Surround bypass

BTE	Bass	s/Tr	eble	Se	lection	Bypass
_	_					

0 Bass/treble disable1 Bass/treble enable

TBDRCE Two Band DRC Enable

0	Two band DRC disable
1	Two band DRC enable

NGE	Noise Gate Enable
0	Noise gate disable
1	Noise gate enable

EQL EQ Link

Each channel uses individual EQChannel-2 uses channel-1 EQ

PSL Post-Scale Link

0 Each channel uses individual post-scale

1 Use channel-1 post-scale



DSPB EQ Bypass0 EQ enable1 EQ bypass

HPB DC Blocking HPF Bypass

0 HPF DC enable1 HPF DC bypass

Table 13 0Bh~0Ch Channel 1~2 Configuration Registers

Bit	D7:D5	D4	D3
Name	-	CxDRCM	CxPCBP
Default	XXX	1	0
Bit	D2	D1	D0
Name	CxDRCBP	CxHPFBP	CxVBP
Default	0	1	0

The IS31AP2121 can configure each channel to enable or bypass DRC and channel volume and select the limiter set. IS31AP2121 support two mode of DRC, RMS and PEAK detection which can be selected via D4.

CxDRCM	Channel 1/2 DRC Mode
0	Peak detection
1	RMS detection

CxPCBP Channel 1/2 Power C	Clipping Bypass
----------------------------	-----------------

0 Channel 1/2 PC enable 1 Channel 1/2 PC bypass

CxDRCBPChannel 1/2 DRC Bypass0Channel 1/2 DRC enable1Channel 1/2 DRC bypass

CxHPFBP Channel 1/2 Bass Management HPF

Bypass

Channel 1/2 HPF enableChannel 1/2 HPF bypass

CxVBP Channel 1/2 Volume Bypass 0 Channel 1/2's master volume

operation

1 Channel 1/2's master volume

bypass

Table 14 0Dh Channel 3 Configuration Register

	Bit	D7:D5	D4	D3
	Name	-	C3DRCM	C3PCBP
	Default	XXX	1	0
ı	Bit	D2	D1	D0
	Name	C3DRCBP	C3HPFBP	C3VBP
	Default	0	0	0

The IS31AP2121 can configure each channel to enable or bypass DRC and channel volume and select the limiter set. IS31AP2121 support two mode of DRC, RMS and PEAK detection which can be selected via D4.

C3DRCM	Channel 3 DRC Mode
0	Peak detection
1	RMS detection

O Channel 3 PC enable
Channel 3 PC bypass

C3DRCBP	Channel 3 DRC Bypass
0	Channel 3 DRC enable
1	Channel 3 DRC bypass

C3HPFBP Channel 3 Bass Management LPF

Bypass

Channel 3 LPF enableChannel 3 LPF bypass

C3VBP Channel 3 Volume Bypass
0 Channel 3 volume operation
1 Channel 3 volume bypass

Table 15 0Eh DRC Limiter Attack/Release Rate Register

rtogioto.		
Bit	D7:D5	D6:D0
Name	LA	LR
Default	0110	1010

The IS31AP2121 defines a set of limiter. The attack/release rates are defines as following table.

LA	DRC Attack Rat	e
----	----------------	---

0000	3dB/ms
0001	2.667dB/ms
0010	2.182dB/ms
0011	1.846dB/ms
0100	1.333dB/ms
0101	0.889dB/ms



0110	0.4528dB/ms
0111	0.2264dB/ms
1000	0.15dB/ms
1001	0.1121dB/ms
1010	0.0902dB/ms
1011	0.0752dB/ms
1100	0.0645dB/ms
1101	0.0563dB/ms
1110	0.0501dB/ms
1111	0.0451dB/ms

LR	DRC Release Rate
0000	0.5106dB/ms
0001	0.1371dB/ms
0010	0.0743dB/ms
0011	0.0499dB/ms
0100	0.0360dB/ms
0101	0.0299dB/ms
0110	0.0264dB/ms
0111	0.0208dB/ms
1000	0.0198dB/ms
1001	0.0172dB/ms
1010	0.0147dB/ms
1011	0.0137dB/ms
1100	0.0134dB/ms
1101	0.0117dB/ms
1110	0.0112dB/ms
1111	0.0104dB/ms

Table 16 11h State Control 5 Register

Table 10 1111 Clate Control o Register					
Bit	D7:D6	D5 D4		D3	
Name	-	SW_RSTB	LVUV_FADE		SEM
Default	XX	1	1		0
Bit	D2		D1		D0
Name	DIS_MCLK_DET		QT_EN	PW	M_SEL
Default	0		1		0

SW_RSTB Software Reset 0 Reset

1 Normal operation

LVUV_FADE Low Under-voltage Fade

0 No fade 1 fade

SEM Single End Mode

0 2.0 mode (2BTL or 1PBTL) 1 2.1 mode (2SE+1BTL) DIS_MCLK_DET Disable MCLK Detect Circuit
0 Enable MCLK detect circuit

1 Disable MCLK detect circuit

QT_EN Power Saving Mode

0 Disable 1 Enable

PWM_SEL PWM Modulation 0 Qua-ternary 1 Ternary

Table 17 12h VCC Under-voltage Selection

Register

Bit	D7	D6:D4	D3:D0
Name	Dis_HVUV	-	HV_UVSEL
Default	1	XXX	0001

IS31AP2121 can disable HV under-voltage detection via D7. IS31AP2121 support multi-level HV under-voltage detection via D3~ D0, using this function, IS31AP2121 will fade out signal to avoid pop sounds if high voltage supply disappear before low voltage supply.

Dis_HVUV Disable HV Under-voltage Selection

0 Enable 1 Disable

HV_UVSEL UV Detection Level

 0000
 8.2V

 0001
 9.7V

 0011
 13.2V

 0100
 15.5V

 1100
 19.5V

 Others
 9.7V

Table 18 13h Noise Gate Gain Register

Table 10 1011 Holde Cate Cate Ingleto.					
Bit	D7	D6	D5		
Name	-	A_SEL_FAULT	D_MOD		
Default	x	0	0		
Bit	D4	D3:D2	D1:D0		
Name	DIS_NG_FADE	-	NG_GAIN		
Default	0	XX	00		

The ERRORB pin of IS31AP2121 is a dual function pin. It is treated as an I2C device address selection input when D6 is set as low. It will become as an ERROR output pin when D6 is set as high.

IS31AP2121 provide noise gate function if receiving 2048 signal sample points smaller than noise gate attack level. User can change noise gate gain via



D1~ D0. When noise gate function occurs, input signal will multiply noise gate gain (x1/8, x1/4 x1/2, x0). User can select fade out or not via D4.

A_SEL_FAULT I2C Address Selection or ERROR

output

0 I2C address selection

1 ERROR output

D_MOD Delta Quaternary Modulation

0 Disable 1 Enable

DIS_NG_FADE Disable Noise Gate Fade

0 Fade 1 No fade

NG_GAIN Noise Gate Gain

00 x1/8 01 x1/4 10 x1/2 11 Mute

Table 19 14h Coefficient RAM Base Address Register

Bit	D7	D6:D0			
Name	-	CFA			
Default	x	000 0000			

An on-chip RAM in IS31AP2121 stores user-defined EQ and mixing coefficients. The content of this coefficient RAM is indirectly accessed via coefficient registers, which consist of one base address register (14h), five sets of registers (15h ~ 23h) of three consecutive 8-bit entries for each 24-bit coefficient, and one control register (24h) to control access of the coefficients in the RAM.

CFA Coefficient RAM Base Address

Table 20 15h~17h User-Defined Coefficients Registers

(Top/Middle/Bottom 8-bits of coefficients A1)

Bit	D7:D0			
Name	C1B			
Default	-			

Table 21 18h~1Ah User-Defined Coefficients Registers

(Top/Middle/Bottom 8-bits of coefficients A2)

(10p/illiadio/Bottom o bito of occinicionto /tz)				
Bit	D7:D0			
Name	C2B			
Default	-			

Table 22 1Bh~1Dh User-Defined Coefficients Registers

(Top/Middle/Bottom 8-bits of coefficients A1)

Bit	D7:D0
Name	C3B
Default	-

Table 23 1Eh~20h User-Defined Coefficients Registers

(Top/Middle/Bottom 8-bits of coefficients B2)

Bit	D7:D0
Name	C4B
Default	-

Table 24 21h~23h User-Defined Coefficients Registers

(Top/Middle/Bottom 8-bits of coefficients A0)

Bit	D7:D0			
Name	C5B			
Default	-			

Table 25 24h Coefficients Control Register

Table 25 2411 Occincients Control Register						
Bit	D7:D4	D3	D2	D1	D0	
Name	-	RA	R1	WA	W1	
Default	XXXX	0	0	0	0	

RA Enable of Reading a Set of Coefficients from RAM

Read complete

1 Read enable

R1 Enable of Reading a Single Coefficient from RAM

0 Read complete

1 Read enable

WA Enable of Writing a Set of Coefficients to

RAM

0 Write complete

1 Write enable

W1 Enable of Writing a Single Coefficient to

RAM

0 Write complete

1 Write enable



Table 26 2Ah Power Saving Mode Switching Level Register

Bit D7:D5		D4:D0	
Name	QT_SW_WINDOW	QT_SW_LEVEL	
Default	000	01101	

If the PWM exceeds the programmed switching power level (default 26×40ns), the modulation algorithm will change from quaternary into power saving mode. It results in higher power efficiency during larger power output operations. If the PWM drops below the programmed switching power level power saving mode hysteresis window, the modulation algorithm will change back to quaternary modulation.

QT_S	W_WINDOW	Power Saving Mode Hysteresis Window
000	2	
001	3	
010	4	
011	5	
100	6	
101	7	
110	8	
111	9	

QT_SW_LEVEL		Switching Level
00000	4	
00001	4	
01101	26	
01110	28	
01111	30	
11110	60	
11111	62	

Table 27 2Bh Volume Fine Tune Register

Bit	D7:D6	D5:D4	D3:D2	D1:D0	
Name	MV_FT	C1V_FT	C2V_FT	C3V_FT	
Default	00	11	11	11	

IS31AP2121 supports both master-volume fine tune and channel-volume control fine tune modes. Both volume control settings range from 0dB ~ -0.375dB and 0.125dB per step. Note that the master volume fine tune is added to the individual channel volume fine tune as the total volume fine tune.

MV_FT	Master Volume Fine Tune
00	0dB
01	-0.125dB
10	-0.25dB
11	-0.375dB
C1V_FT	Channel 1 Volume Fine Tune
00	0dB
01	-0.125dB
10	-0.25dB
11	-0.375dB
C2V_FT 00 01 10 11	Channel 2 Volume Fine Tune 0dB -0.125dB -0.25dB -0.375dB
C3V_FT	Channel 3 Volume Fine Tune
00	0dB
01	-0.125dB
10	-0.25dB
11	-0.375dB

RAM ACCESS

The procedure to read/write coefficient(s) from/to RAM is as followings:

Read A Single Coefficient From RAM:

- 1. Write 7-bits of address to I2C address-0X14
- 2. Write 1 to R1 bit in address-0X24
- 3. Read top 8-bits of coefficient in I2C address-0X15
- 4. Read middle 8-bits of coefficient in I2C address-0X16
- 5. Read bottom 8-bits of coefficient in I2C address-0X17

Read A Set Of Coefficients From RAM:

- 1. Write 7-bits of address to I2C address-0X14
- 2. Write 1 to RA bit in address-0X24
- 3. Read top 8-bits of coefficient A1 in I2C address-0X15
- 4. Read middle 8-bits of coefficient A1in I2C address-0X16
- 5. Read bottom 8-bits of coefficient A1 in I2C address-0X17
- 6. Read top 8-bits of coefficient A2 in I2C address-0X18
- 7. Read middle 8-bits of coefficient A2 in I2C address-0X19
- 8. Read bottom 8-bits of coefficient A2 in I2C address-0X1A
- 9. Read top 8-bits of coefficient B1 in I2C address-0X1B



- 10. Read middle 8-bits of coefficient B1 in I2C address-0X1C
- 11. Read bottom 8-bits of coefficient B1 in I2C address-0X1D
- 12. Read top 8-bits of coefficient B2 in I2C address-0X1E
- 13. Read middle 8-bits of coefficient B2 in I2C address-0X1F
- 14. Read bottom 8-bits of coefficient B2 in I2C address-0X20
- 15. Read top 8-bits of coefficient A0 in I2C address-0X21
- 16. Read middle 8-bits of coefficient A0 in I2C address-0X22
- 17. Read bottom 8-bits of coefficient A0 in I2C address-0X23

Write A Single Coefficient From RAM:

- 1. Write 7-bis of address to I2C address-0X14
- 2. Write top 8-bits of coefficient in I2C address-0X15
- 3. Write middle 8-bits of coefficient in I2C address-0X16
- 4. Write bottom 8-bits of coefficient in I2C address-0X17
- 5. Write 1 to W1 bit in address-0X24

Write A Set Of Coefficients From RAM:

- 1. Write 7-bits of address to I2C address-0X14
- 2. Write top 8-bits of coefficient A1 in I2C address-0X15
- Write middle 8-bits of coefficient A1 in I2C address-0X16
- 4. Write bottom 8-bits of coefficient A1 in I2C address-0X17
- 5. Write top 8-bits of coefficient A2 in I2C address-0X18
- 6. Write middle 8-bits of coefficient A2 in I2C address-0X19
- 7. Write bottom 8-bits of coefficient A2 in I2C address-0X1A
- 8. Write top 8-bits of coefficient B1 in I2C address-0X1B
- 9. Write middle 8-bits of coefficient B1 in I2C address-0X1C
- 10. Write bottom 8-bits of coefficient B1 in I2C address-0X1D
- 11. Write top 8-bits of coefficient B2 in I2C address-0X1E
- 12. Write middle 8-bits of coefficient B2 in I2C address-0X1F
- 13. Write bottom 8-bits of coefficient B2 in I2C address-0X20
- 14. Write top 8-bits of coefficient A0 in I2C address-0X21
- 15. Write middle 8-bits of coefficient A0 in I2C address-0X22

- 16. Write bottom 8-bits of coefficient A0 in I2C address-0X23
- 17. Write 1 to WA bit in address-0X24

Note: the read and write operation on RAM coefficients works only if LRCIN (Pin 15) switching on rising edge. And, before each writing operation, it is necessary to read the address-0X24 to confirm whether RAM is writable current in first. If the logic of W1 or WA is high, the coefficient writing is prohibited.

USER-DEFINED EQUALIZER

The IS31AP2121 provides 20 parametric Equalizer (EQ). Users can program suitable coefficients via I2C control interface to program the required audio band frequency response for every EQ. The transfer function

$$H_{(z)} = \frac{A_0 + A_1 z^{-1} + A_2 z^{-2}}{1 + B_1 z^{-1} + B_2 z^{-2}}$$

The data format of 2's complement binary code for EQ coefficient is 3.21. i.e., 4-bits for integer (MSB is the sign bit) and 21-bits for mantissa. Each coefficient range is from 0x800000 (-4) to 0x7FFFF (+3.999999523). These coefficients are stored in User Defined RAM and are referenced in following manner:

CHxEQyA0=A0

CHxEQyA1=A1

CHxEQyA2=A2

CHxEQyB1=-B1

CHxEQyB2=-B2

Where *x* and *y* represents the number of channel and the band number of EQ equalizer.

All user-defined filters are path-through, where all coefficients are defaulted to 0 after being powered up, except the A0 that is set to 0x200000 which represents 1.

MIXER

The IS31AP2121 provides mixers to generate the extra audio source from the input left and right channels. The coefficients of mixers are defined in range from 0x800000 (-1) to 0x7FFFFF (0.9999998808). The function block diagram is as following figure:






Figure 36 Mixer Function Block Diagram

PRE-SCALE

For each audio channel, IS31AP2121 can scale input signal level prior to EQ processing which is realized by a 24-bit signed fractional multiplier. The pre-scale factor, ranging from -1 (0x800000) to 0.9999998808 (0x7FFFFF), for this multiplier, can be loaded into RAM. The default values of the pre-scaling factors are set to 0x7FFFFF. Programming of RAM is described in RAM access.

POST-SCALE

The IS31AP2121 provides an additional multiplication after equalizing and before interpolation stage, which is realized by a 24-bit signed fractional multiplier. The post-scaling factor, ranging from -1 (0x800000) to 0.9999998808 (0x7FFFFF), for this multiplier, can be loaded into RAM. The default values of the post-scaling factors are set to 0x7FFFFF. All channels can use the channel-1 post-scale factor by setting the post-scale link. Programming of RAM is described in RAM access.

POWER CLIPPING

The IS31AP2121 provides power clipping function to avoid excessive signal that may destroy loud speaker. Two sets of power clipping are provided. One is used for both channel 1 and channel 2, while the other is used for channel 3. The power clipping level is defined by 24-bit representation and is stored in RAM address 0X6F and 0X70. The following table shows the power clipping level's numerical representation.

Table 28 Sample Calculation for Power Clipping

rable 20 cample calculation for 1 ewer capping								
Max. Amplitude	dB	Linear Decimal		Hex (3.21 Format)				
V_{CC}	0	1	2097152	200000				
V _{CC} ×0.707	-3	0.707	1482686	169FBE				
V _{CC} ×0.5	-6	0.5	1048576	100000				
V _{CC} ×L	х	L= 10 ^(x/20)	D= 2097152×L	H= dec2hex(D)				

ATTACK THRESHOLD

The IS31AP2121 provides power limited function. When the input RMS exceeds the programmable attack threshold value, the output power will be limited by this threshold power level via gradual gain reduction. Two sets of power limit are provided. One is used of channel 1 and channel 2, while the other is used for channel 3. Attack threshold is defined by 24-bit representation and is stored in RAM address 0X71 and 0X72.

RELEASE THRESHOLD

After IS31AP2121 has reached the attack threshold, its output power will be limited to that level. The output power level will be gradually adjusted to the programmable release threshold level. Two sets of power limit are provided. One is used of channel 1 and channel 2, while the other is used for channel 3. Release threshold is defined by 24-bit representation and is stored in RAM address 0X73 and 0X74. The following table shows the attack and release threshold's numerical representation.

Table 29 Sample Calculation For Attack And Release Threshold

Power	dB	Linear	Decimal	Hex (3.21 Format)
(V _{CC} ^2)/R	0	1	2097152	200000
(V _{CC} ^2)/2R	-3	0.5	1048576	100000
(V _{CC} ^2)/4R	-6	0.25	524288	80000
(V _{CC} ^2)/R ×L	х	L= 10 ^(x/10)	D= 2097152×L	H= dec2hex(D)

To best illustrate the power limit function, please refer to the following figure.






Figure 37 Attack And Release Threshold

NOISE GATE ATTACK LEVEL

When both left and right signals have 2048 consecutive sample points less than the programmable noise gate attack level, the audio signal will multiply noise gate gain, which can be set at x1/8, x1/4, x1/2, or zero if the noise gate function is enabled. Noise gate attack level is defined by 24-bit representation and is stored in RAM address 0X75.

NOISE GATE RELEASE LEVEL

After entering the noise gating status, the noise gain will be removed whenever IS31AP2121 receives any input signal that is more than the noise gate release level. Noise gate release level is defined by 24-bit representation and is stored in RAM address 0X76. The following table shows the noise gate attack and release threshold level's numerical representation.

Table 30 Sample Calculation for Noise Gate Attack and Release Level

and Nelease Level					
Input Amplitude	Linear Decimal		Hex (1.23 Format)		
0dB	1	8388607	7FFFF		
-100dB	10 ⁻⁵	83	53		
-110dB	10 ^{-5.5}	26	1A		
xdB	L= 10 ^(x/20)	D= 8388607×L	H= dec2hex(D)		

DRC ENERGY COEFFICIENT




Figure 38 Digital Processing of Calculating RMS Signal Power

The above figure illustrates the digital processing of calculating RMS signal power. In this processing, a DRC energy coefficient is required, which can be programmed for different frequency range. Two sets of energy coefficients are provided. One is used of channel 1 and channel 2, while the other is used for channel3. Energy coefficient is defined by 24-bit representation and is stored in RAM address 0X77 and 0X78. The following table shows the DRC energy coefficient numerical representation.



Table 31 Sample Calculation for DRC Energy Coefficient

DRC Energy Coefficient	dB	Linear	Decimal	Hex (1.23 Format)
1	0	1	8388607	7FFFF
1/256	-48.2	1/256	32768	8000
1/1024	-60.2	1/1024	8192	2000
L	x	L= 10 ^(x/20)	D= 8388607×L	H= dec2hex(D)



THE USER DEFINED RAM

The contents of user defined RAM is represented in following table.

Table 32 User Defined RAM

Address	Name	Coefficient	Default	Address	Name	Coefficient	Default
0x00		CH1EQ1A1	0x000000	0x32		CH2EQ1A1	0x000000
0x01		CH1EQ1A2	0x000000	0x33		CH2EQ1A2	0x000000
0x02	Channel 1 EQ1	CH1EQ1B1	0x000000	0x34	Channel 2 EQ1	CH2EQ1B1	0x000000
0x03	LQT	CH1EQ1B2	0x000000	0x35	LQ	CH2EQ1B2	0x000000
0x04		CH1EQ1A0	0x200000	0x36		CH2EQ1A0	0x200000
0x05		CH1EQ2A1	0x000000	0x37		CH2EQ2A1	0x000000
0x06		CH1EQ2A2	0x000000	0x38		CH2EQ2A2	0x000000
0x07	Channel 1 EQ2	CH1EQ2B1	0x000000	0x39	Channel 2 EQ2	CH2EQ2B1	0x000000
0x08	202	CH1EQ2B2	0x000000	0x3A		CH2EQ2B2	0x000000
0x09		CH1EQ2A0	0x200000	0x3B		CH2EQ2A0	0x200000
0x0A		CH1EQ3A1	0x000000	0x3C		CH2EQ3A1	0x000000
0x0B		CH1EQ3A2	0x000000	0x3D		CH2EQ3A2	0x000000
0x0C	Channel 1 EQ3	CH1EQ3B1	0x000000	0x3E	Channel 2 EQ3	CH2EQ3B1	0x000000
0x0D	Lao	CH1EQ3B2	0x000000	0x3F		CH2EQ3B2	0x000000
0x0E		CH1EQ3A0	0x200000	0x40		CH2EQ3A0	0x200000
0x0F		CH1EQ4A1	0x000000	0x41		CH2EQ4A1	0x000000
0x10		CH1EQ4A2	0x000000	0x42		CH2EQ4A2	0x000000
0x11	Channel 1 EQ4	CH1EQ4B1	0x000000	0x43	Channel 2 EQ4	CH2EQ4B1	0x000000
0x12	241	CH1EQ4B2	0x000000	0x44		CH2EQ4B2	0x000000
0x13		CH1EQ4A0	0x200000	0x45		CH2EQ4A0	0x200000
0x14		CH1EQ5A1	0x000000	0x46		CH2EQ5A1	0x000000
0x15		CH1EQ5A2	0x000000	0x47		CH2EQ5A2	0x000000
0x16	Channel 1 EQ5	CH1EQ5B1	0x000000	0x48	Channel 2 EQ5	CH2EQ5B1	0x000000
0x17	Lao	CH1EQ5B2	0x000000	0x49	LGO	CH2EQ5B2	0x000000
0x18		CH1EQ5A0	0x200000	0x4A		CH2EQ5A0	0x200000
0x19		CH1EQ6A1	0x000000	0x4B		CH2EQ6A1	0x000000
0x1A		CH1EQ6A2	0x000000	0x4C		CH2EQ6A2	0x000000
0x1B	Channel 1 EQ6	CH1EQ6B1	0x000000	0x4D	Channel 2 EQ6	CH2EQ6B1	0x000000
0x1C	_ 30	CH1EQ6B2	0x000000	0x4E	LQU	CH2EQ6B2	0x000000
0x1D		CH1EQ6A0	0x200000	0x4F		CH2EQ6A0	0x200000



Table 32 User Defined RAM (Continues)

Address	Name	Coefficient	Default	Address	Name	Coefficient	Default
0x1E		CH1EQ7A1	0x000000	0x50		CH2EQ7A1	0x000000
0x1F		CH1EQ7A2	0x000000	0x51		CH2EQ7A2	0x000000
0x20	Channel 1 EQ7	CH1EQ7B1	0x000000	0x52	Channel 2 EQ7	CH2EQ7B1	0x000000
0x21	LQ	CH1EQ7B2	0x000000	0x53	LQ	CH2EQ7B2	0x000000
0x22		CH1EQ7A0	0x200000	0x54		CH2EQ7A0	0x200000
0x23		CH1EQ8A1	0x000000	0x55		CH2EQ8A1	0x000000
0x24		CH1EQ8A2	0x000000	0x56		CH2EQ8A2	0x000000
0x25	Channel 1 EQ8	CH1EQ8B1	0x000000	0x57	Channel 2 EQ8	CH2EQ8B1	0x000000
0x26	240	CH1EQ8B2	0x000000	0x58	240	CH2EQ8B2	0x000000
0x27		CH1EQ8A0	0x200000	0x59		CH2EQ8A0	0x200000
0x28		CH1EQ9A1	0x000000	0x5A		CH2EQ9A1	0x000000
0x29		CH1EQ9A2	0x000000	0x5B		CH2EQ9A2	0x000000
0x2A	Channel 3 EQ1	CH1EQ9B1	0x000000	0x5C	Channel 3 EQ2	CH2EQ9B1	0x000000
0x2B		CH1EQ9B2	0x000000	0x5D		CH2EQ9B2	0x000000
0x2C		CH1EQ9A0	0x200000	0x5E		CH2EQ9A0	0x200000
0x2D		CH3EQ1A1	0x000000	0x5F		CH3EQ2A1	0x000000
0x2E		CH3EQ1A2	0x000000	0x60		CH3EQ2A2	0x000000
0x2F	Channel 3 EQ3	CH3EQ1B1	0x000000	0x61	Channel 3 EQ4	CH3EQ2B1	0x000000
0x30		CH3EQ1B2	0x000000	0x62	LQ+	CH3EQ2B2	0x000000
0x31		CH3EQ1A0	0x200000	0x63		CH3EQ2A0	0x200000



Table 32 User Defined RAM (Continues)

Address	Name	Coefficient	Default
0x64	Channel 1 Mixer1	M11	0x7FFFFF
0x65	Channel 1 Mixer2	M12	0x000000
0x66	Channel 2 Mixer1	M21	0x000000
0x67	Channel 2 Mixer2	M22	0x7FFFFF
0x68	Channel 3 Mixer1	M31	0x400000
0x69	Channel 3 Mixer2	M32	0x400000
0x6A	Channel 1 Prescale	C1PRS	0x7FFFFF
0x6B	Channel 2 Prescale	C2PRS	0x7FFFFF
0x6C	Channel 1 Postscale	C1POS	0x7FFFFF
0x6D	Channel 2 Postscale	C2POS	0x7FFFFF
0x6E	Channel 3 Postscale	C3POS	0x7FFFFF
0x6F	CH1.2 Power Clipping	PC1	0x200000
0x70	CH3 Power Clipping	PC2	0x200000
0x71	CH1.2 DRC Attack Threshold	DRC1_ATH	0x200000
0x72	CH1.2 DRC Release Threshold	DRC1_RTH	0x80000
0x73	CH3 DRC Attack Threshold	DRC2_ATH	0x200000
0x74	CH3 DRC Release Threshold	DRC2_RTH	0x80000
0x75	Noise Gate Attack Level	NGAL	0x0001A
0x76	Noise Gate Release Level	NGRL	0x000053
0x77	DRC1 Energy Coefficient	DRC1_EC	0x8000
0x78	DRC2 Energy Coefficient	DRC2_EC	0x2000



CLASSIFICATION REFLOW PROFILES

Profile Feature	Pb-Free Assembly
Preheat & Soak Temperature min (Tsmin) Temperature max (Tsmax) Time (Tsmin to Tsmax) (ts)	150°C 200°C 60-120 seconds
Average ramp-up rate (Tsmax to Tp)	3°C/second max.
Liquidous temperature (TL) Time at liquidous (tL)	217°C 60-150 seconds
Peak package body temperature (Tp)*	Max 260°C
Time (tp)** within 5°C of the specified classification temperature (Tc)	Max 30 seconds
Average ramp-down rate (Tp to Tsmax)	6°C/second max.
Time 25°C to peak temperature	8 minutes max.





Figure 39 Classification Profile




PACKAGE INFORMATION

eLQFP-48





RECOMMENDED LAND PATTERN



Note:

- 1. Land pattern complies to IPC-7351.
- 2. All dimensions in MM.
- 3. This document (including dimensions, notes & specs) is a recommendation based on typical circuit board manufacturing parameters. Since land pattern design depends on many factors unknown (eg. user's board manufacturing specs), user must determine suitability for use.



REVISION HISTORY

Revision	Detail Information	Date
Α	Initial release	2015.07.07
В	Update pin out, exchange Pin 36 and Pin 39	2015.09.10
С	Update EC table Add performance figures	2015.10.20