




## M48Z129Y M48Z129V

5.0 V or 3.3 V, 1 Mbit (128 Kb x 8) ZEROPOWER<sup>®</sup> SRAM

### Features

- Integrated, ultra low power SRAM, power-fail control circuit, and battery
- Conventional SRAM operation; unlimited WRITE cycles
- 10 years of data retention in the absence of power
- Microprocessor power-on reset (reset valid even during battery backup mode)
- Battery low pin - provides warning of battery end-of-life
- Automatic power-fail chip deselect and WRITE protection
- WRITE protect voltages ( $V_{PFD}$  = power-fail deselect voltage):
  - M48Z129Y:  $V_{CC} = 4.5$  to  $5.5$  V  
 $4.2$  V  $\leq V_{PFD} \leq 4.5$  V  
(contact the ST sales office for availability)
  - M48Z129V:  $V_{CC} = 3.0$  to  $3.6$  V  
 $2.7$  V  $\leq V_{PFD} \leq 3.0$  V
- Self-contained battery in the CAPHAT<sup>™</sup> DIP package
- Pin and function compatible with JEDEC standard 128 K x 8 SRAMs
- RoHS compliant
  - Lead-free second level interconnect



# Contents

|          |                                                           |           |
|----------|-----------------------------------------------------------|-----------|
| <b>1</b> | <b>Description .....</b>                                  | <b>5</b>  |
| <b>2</b> | <b>Operation modes .....</b>                              | <b>7</b>  |
| 2.1      | READ mode .....                                           | 7         |
| 2.2      | WRITE mode .....                                          | 9         |
| 2.3      | Data retention mode .....                                 | 10        |
| 2.4      | V <sub>CC</sub> noise and negative going transients ..... | 11        |
| <b>3</b> | <b>Maximum ratings .....</b>                              | <b>12</b> |
| <b>4</b> | <b>DC and AC parameters .....</b>                         | <b>13</b> |
| <b>5</b> | <b>Package mechanical data .....</b>                      | <b>16</b> |
| <b>6</b> | <b>Part numbering .....</b>                               | <b>17</b> |
| <b>7</b> | <b>Environmental information .....</b>                    | <b>18</b> |
| <b>8</b> | <b>Revision history .....</b>                             | <b>19</b> |

## List of tables

|           |                                                                 |    |
|-----------|-----------------------------------------------------------------|----|
| Table 1.  | Signal names . . . . .                                          | 5  |
| Table 2.  | Operating modes . . . . .                                       | 7  |
| Table 3.  | READ mode AC characteristics . . . . .                          | 8  |
| Table 4.  | WRITE mode AC characteristics . . . . .                         | 10 |
| Table 5.  | Absolute maximum ratings . . . . .                              | 12 |
| Table 6.  | Operating and AC measurement conditions . . . . .               | 13 |
| Table 7.  | Capacitance . . . . .                                           | 13 |
| Table 8.  | DC characteristics . . . . .                                    | 14 |
| Table 9.  | Power down/up AC characteristics . . . . .                      | 15 |
| Table 10. | Power down/up trip points DC characteristics . . . . .          | 15 |
| Table 11. | PMDIP32 – 32-pin plastic DIP, package mechanical data . . . . . | 16 |
| Table 12. | Ordering information scheme . . . . .                           | 17 |
| Table 13. | Document revision history . . . . .                             | 19 |

## List of figures

|            |                                                                          |    |
|------------|--------------------------------------------------------------------------|----|
| Figure 1.  | Logic diagram . . . . .                                                  | 5  |
| Figure 2.  | DIP connections . . . . .                                                | 6  |
| Figure 3.  | Block diagram . . . . .                                                  | 6  |
| Figure 4.  | Address controlled, READ mode AC waveforms . . . . .                     | 7  |
| Figure 5.  | Chip enable or output enable controlled, READ mode AC waveforms. . . . . | 8  |
| Figure 6.  | WRITE enable controlled, WRITE mode AC waveform . . . . .                | 9  |
| Figure 7.  | Chip enable controlled, WRITE mode AC waveforms . . . . .                | 9  |
| Figure 8.  | Supply voltage protection . . . . .                                      | 11 |
| Figure 9.  | AC testing load circuit . . . . .                                        | 13 |
| Figure 10. | Power down/up mode AC waveforms. . . . .                                 | 15 |
| Figure 11. | PMDIP32 – 32-pin plastic module DIP, package outline . . . . .           | 16 |
| Figure 12. | Recycling symbols . . . . .                                              | 18 |

# 1 Description

The M48Z129Y/V ZEROPOWER® SRAM is a 1,048,576 bit non-volatile static RAM organized as 131,072 words by 8 bits. The device combines an internal lithium battery, a CMOS SRAM and a control circuit in a plastic 32-pin DIP module. The M48Z129Y/V directly replaces industry standard 128 K x 8 SRAM. It also provides the non-volatility of FLASH without any requirement for special WRITE timing or limitations on the number of WRITES that can be performed.

Figure 1. Logic diagram




Table 1. Signal names

|                  |                                 |
|------------------|---------------------------------|
| A0-A16           | Address inputs                  |
| DQ0-DQ7          | Data inputs / outputs           |
| $\overline{E}$   | Chip enable                     |
| $\overline{G}$   | Output enable                   |
| $\overline{W}$   | WRITE enable                    |
| $\overline{RST}$ | Reset output (open drain)       |
| $\overline{BL}$  | Battery low output (open drain) |
| $V_{CC}$         | Supply voltage                  |
| $V_{SS}$         | Ground                          |

Figure 2. DIP connections





Figure 3. Block diagram



## 2 Operation modes

The M48Z129Y/V also has its own power-fail detect circuit. This control circuitry constantly monitors the supply voltage for an out of tolerance condition. When  $V_{CC}$  is out of tolerance, the circuit write protects the SRAM, providing data security in the midst of unpredictable system operation. As  $V_{CC}$  falls, the control circuitry automatically switches to the battery, maintaining data until valid power is restored.

**Table 2. Operating modes**

| Mode     | $V_{CC}$                           | $\overline{E}$ | $\overline{G}$ | $\overline{W}$ | DQ0-DQ7   | Power               |
|----------|------------------------------------|----------------|----------------|----------------|-----------|---------------------|
| Deselect | 4.5 to 5.5 V<br>or<br>3.0 to 3.6 V | $V_{IH}$       | X              | X              | High Z    | Standby             |
| WRITE    |                                    | $V_{IL}$       | X              | $V_{IL}$       | $D_{IN}$  | Active              |
| READ     |                                    | $V_{IL}$       | $V_{IL}$       | $V_{IH}$       | $D_{OUT}$ | Active              |
| READ     |                                    | $V_{IL}$       | $V_{IH}$       | $V_{IH}$       | High Z    | Active              |
| Deselect | $V_{SO}$ to $V_{PFD}(\min)^{(1)}$  | X              | X              | X              | High Z    | CMOS standby        |
| Deselect | $\leq V_{SO}^{(1)}$                | X              | X              | X              | High Z    | Battery backup mode |

1. See Table 10 for details.


Note:  $X = V_{IH}$  or  $V_{IL}$ ;  $V_{SO}$  = battery backup switchover voltage

### 2.1 READ mode


The M48Z129Y/V is in the READ mode whenever  $\overline{W}$  (WRITE enable) is high and  $\overline{E}$  (chip enable) is low. The unique address specified by the 17 address inputs defines which one of the 131,072 bytes of data is to be accessed. Valid data will be available at the data I/O pins within  $t_{AVQV}$  (address access time) after the last address input signal is stable, providing the  $\overline{E}$  and  $\overline{G}$  access times are also satisfied. If the  $\overline{E}$  and  $\overline{G}$  access times are not met, valid data will be available after the latter of the chip enable access times ( $t_{ELQV}$ ) or output enable access time ( $t_{GLQV}$ ).

The state of the eight three-state data I/O signals is controlled by  $\overline{E}$  and  $\overline{G}$ . If the outputs are activated before  $t_{AVQV}$ , the data lines will be driven to an indeterminate state until  $t_{AVQV}$ . If the address inputs are changed while  $\overline{E}$  and  $\overline{G}$  remain active, output data will remain valid for  $t_{AXQX}$  (output data hold time) but will go indeterminate until the next address access.

**Figure 4. Address controlled, READ mode AC waveforms**



Note: Chip enable ( $\overline{E}$ ) and output enable ( $\overline{G}$ ) = low, WRITE enable ( $\overline{W}$ ) = high

**Figure 5. Chip enable or output enable controlled, READ mode AC waveforms****Table 3. READ mode AC characteristics**

| Symbol                           | Parameter <sup>(1)</sup>                | M48Z129Y |     | M48Z129V |     | Unit |
|----------------------------------|-----------------------------------------|----------|-----|----------|-----|------|
|                                  |                                         | −70      |     | −85      |     |      |
|                                  |                                         | Min      | Max | Min      | Max |      |
| t <sub>AVAV</sub>                | READ cycle time                         | 70       |     | 85       |     | ns   |
| t <sub>AVQV</sub>                | Address valid to output valid           |          | 70  |          | 85  | ns   |
| t <sub>ELQV</sub>                | Chip enable low to output valid         |          | 70  |          | 85  | ns   |
| t <sub>GLQV</sub>                | Output enable low to output valid       |          | 35  |          | 45  | ns   |
| t <sub>ELQX</sub> <sup>(2)</sup> | Chip enable low to output transition    | 5        |     | 5        |     | ns   |
| t <sub>GLQX</sub> <sup>(2)</sup> | Output enable low to output transition  | 3        |     | 5        |     | ns   |
| t <sub>EHQZ</sub> <sup>(2)</sup> | Chip enable high to output Hi-Z         |          | 30  |          | 40  | ns   |
| t <sub>GHQZ</sub> <sup>(2)</sup> | Output enable high to output Hi-Z       |          | 20  |          | 25  | ns   |
| t <sub>AXQX</sub>                | Address transition to output transition | 5        |     | 5        |     | ns   |


1. Valid for ambient operating temperature:  $T_A = 0$  to  $70$  °C;  $V_{CC} = 4.5$  to  $5.5$  V or  $3.0$  to  $3.6$  V (except where noted).

2.  $C_L = 5$  pF (see [Figure 9](#)).

## 2.2 WRITE mode

The M48Z129Y/V is in the WRITE mode whenever  $\overline{W}$  (WRITE enable) and  $\overline{E}$  (chip enable) are active. The start of a WRITE is referenced from the latter occurring falling edge of  $\overline{W}$  or  $\overline{E}$ . A WRITE is terminated by the earlier rising edge of  $\overline{W}$  or  $\overline{E}$ . The addresses must be held valid throughout the cycle.  $\overline{E}$  or  $\overline{W}$  must return high for a minimum of  $t_{EHAX}$  from chip enable or  $t_{WHAX}$  from WRITE enable prior to the initiation of another READ or WRITE cycle. Data-in must be valid  $t_{DVWH}$  prior to the end of WRITE and remain valid for  $t_{WHDX}$  afterward.  $\overline{G}$  should be kept high during WRITE cycles to avoid bus contention; although, if the output bus has been activated by a low on  $\overline{E}$  and  $\overline{G}$  a low on  $\overline{W}$  will disable the outputs  $t_{WLQZ}$  after  $\overline{W}$  falls.

**Figure 6. WRITE enable controlled, WRITE mode AC waveform**



**Figure 7. Chip enable controlled, WRITE mode AC waveforms**




Table 4. WRITE mode AC characteristics

| Symbol                              | Parameter <sup>(1)</sup>                | M48Z129Y |     | M48Z129V |     | Unit |
|-------------------------------------|-----------------------------------------|----------|-----|----------|-----|------|
|                                     |                                         | –70      |     | –85      |     |      |
|                                     |                                         | Min      | Max | Min      | Max |      |
| t <sub>AVAV</sub>                   | WRITE cycle time                        | 70       |     | 85       |     | ns   |
| t <sub>AVWL</sub>                   | Address valid to WRITE enable low       | 0        |     | 0        |     | ns   |
| t <sub>AVEL</sub>                   | Address valid to chip enable low        | 0        |     | 0        |     | ns   |
| t <sub>WLWH</sub>                   | WRITE enable pulse width                | 55       |     | 65       |     | ns   |
| t <sub>ELEH</sub>                   | Chip enable low to chip enable high     | 55       |     | 75       |     | ns   |
| t <sub>WHAX</sub>                   | WRITE enable high to address transition | 5        |     | 5        |     | ns   |
| t <sub>EHAX</sub>                   | Chip enable high to address transition  | 15       |     | 15       |     | ns   |
| t <sub>DVWH</sub>                   | Input valid to WRITE enable high        | 30       |     | 35       |     | ns   |
| t <sub>DVEH</sub>                   | Input valid to chip enable high         | 30       |     | 35       |     | ns   |
| t <sub>WHDX</sub>                   | WRITE enable high to input transition   | 0        |     | 0        |     | ns   |
| t <sub>EHDX</sub>                   | Chip enable high to input transition    | 10       |     | 15       |     | ns   |
| t <sub>WLQZ</sub> <sup>(2)(3)</sup> | WRITE enable low to output Hi-Z         |          | 25  |          | 30  | ns   |
| t <sub>AVWH</sub>                   | Address valid to WRITE enable high      | 65       |     | 75       |     | ns   |
| t <sub>AVEH</sub>                   | Address valid to chip enable high       | 65       |     | 75       |     | ns   |
| t <sub>WHQX</sub> <sup>(2)(3)</sup> | WRITE enable high to output transition  | 5        |     | 5        |     | ns   |

1. Valid for ambient operating temperature:  $T_A = 0$  to  $70^\circ\text{C}$ ;  $V_{CC} = 4.5$  to  $5.5\text{ V}$  or  $3.0$  to  $3.6\text{ V}$  (except where noted).

2.  $C_L = 5\text{ pF}$  (see Figure 9).

3. If  $\bar{E}$  goes low simultaneously with  $\bar{W}$  going low, the outputs remain in the high impedance state.

## 2.3 Data retention mode

With valid  $V_{CC}$  applied, the M48Z129Y/V operates as a conventional BYTEWIDE™ static RAM. Should the supply voltage decay, the RAM will automatically deselect, write protecting itself when  $V_{CC}$  falls between  $V_{PFD}(\text{max})$ ,  $V_{PFD}(\text{min})$  window. All outputs become high impedance and all inputs are treated as “Don’t care”.

**Note:** *A power failure during a WRITE cycle may corrupt data at the current addressed location, but does not jeopardize the rest of the RAM's content. At voltages below  $V_{PFD}(\text{min})$ , the memory will be in a write protected state, provided the  $V_{CC}$  fall time is not less than  $t_F$ . The M48Z129Y/V may respond to transient noise spikes on  $V_{CC}$  that cross into the deselect window during the time the device is sampling  $V_{CC}$ . Therefore, decoupling of the power supply lines is recommended.*

When  $V_{CC}$  drops below  $V_{SO}$ , the control circuit switches power to the internal battery, preserving data. The internal energy source will maintain data in the M48Z129Y/V for an accumulated period of at least 10 years at room temperature. As system power rises above  $V_{SO}$ , the battery is disconnected, and the power supply is switched to external  $V_{CC}$ . Deselect continues for  $t_{REC}$  after  $V_{CC}$  reaches  $V_{PFD}(\text{max})$ .


For more information on battery storage life refer to the application note AN1012.

## 2.4 $V_{CC}$ noise and negative going transients

$I_{CC}$  transients, including those produced by output switching, can produce voltage fluctuations, resulting in spikes on the  $V_{CC}$  bus. These transients can be reduced if capacitors are used to store energy which stabilizes the  $V_{CC}$  bus. The energy stored in the bypass capacitors will be released as low going spikes are generated or energy will be absorbed when overshoots occur. A ceramic bypass capacitor value of  $0.1\ \mu\text{F}$  (as shown in [Figure 8](#)) is recommended in order to provide the needed filtering.

In addition to transients that are caused by normal SRAM operation, power cycling can generate negative voltage spikes on  $V_{CC}$  that drive it to values below  $V_{SS}$  by as much as one volt. These negative spikes can cause data corruption in the SRAM while in battery backup mode. To protect from these voltage spikes, it is recommended to connect a schottky diode from  $V_{CC}$  to  $V_{SS}$  (cathode connected to  $V_{CC}$ , anode to  $V_{SS}$ ). Schottky diode 1N5817 is recommended for through hole and MBRS120T3 is recommended for surface mount.

**Figure 8. Supply voltage protection**



### 3 Maximum ratings

Stressing the device above the rating listed in the absolute maximum ratings table may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

**Table 5. Absolute maximum ratings**

| Symbol          | Parameter                                           | Value     | Unit |
|-----------------|-----------------------------------------------------|-----------|------|
| $T_A$           | Ambient operating temperature                       | 0 to 70   | °C   |
| $T_{STG}$       | Storage temperature ( $V_{CC}$ off, oscillator off) | −40 to 85 | °C   |
| $T_{SLD}^{(1)}$ | Lead solder temperature for 10 seconds              | 260       | °C   |
| $V_{IO}$        | Input or output voltages                            | −0.3 to 7 | V    |
| $V_{CC}$        | Supply voltage                                      | −0.3 to 7 | V    |
| $I_O$           | Output current                                      | 20        | mA   |
| $P_D$           | Power dissipation                                   | 1         | W    |

1. Soldering temperature of the IC leads is to not exceed 260 °C for 10 seconds. In order to protect the lithium battery, preheat temperatures must be limited such that the battery temperature does not exceed +85 °C. Furthermore, the devices shall not be exposed to IR reflow.

**Caution:** *Negative undershoots below −0.3 V are not allowed on any pin while in the battery backup mode.*

## 4 DC and AC parameters


This section summarizes the operating and measurement conditions, as well as the DC and AC characteristics of the device. The parameters in the following DC and AC characteristic tables are derived from tests performed under the measurement conditions listed in the relevant tables. Designers should check that the operating conditions in their projects match the measurement conditions when using the quoted parameters.

**Table 6. Operating and AC measurement conditions**

| Parameter                               | M48Z129Y   | M48Z129V   | Unit |
|-----------------------------------------|------------|------------|------|
| Supply voltage ( $V_{CC}$ )             | 4.5 to 5.5 | 3.0 to 3.6 | V    |
| Ambient operating temperature ( $T_A$ ) | 0 to 70    | 0 to 70    | °C   |
| Load capacitance ( $C_L$ )              | 100        | 50         | pF   |
| Input rise and fall times               | $\leq 5$   | $\leq 5$   | ns   |
| Input pulse voltages                    | 0 to 3     | 0 to 3     | V    |
| Input and output timing ref. voltages   | 1.5        | 1.5        | V    |

*Note:* Output Hi-Z is defined as the point where data is no longer driven.

**Figure 9. AC testing load circuit**



1. 50 pF for M48Z129V (3.3 V).

**Table 7. Capacitance**

| Symbol         | Parameter <sup>(1)(2)</sup> | Min | Max | Unit |
|----------------|-----------------------------|-----|-----|------|
| $C_{IN}$       | Input capacitance           | -   | 10  | pF   |
| $C_{IO}^{(3)}$ | Input / output capacitance  | -   | 10  | pF   |

1. Effective capacitance measured with power supply at 5 V; sampled only, not 100% tested.

2. At 25 °C,  $f = 1$  MHz.

3. Outputs deselected.

Table 8. DC characteristics

| Sym                            | Parameter                     | Test condition <sup>(1)</sup>            | M48Z129Y |                       | M48Z129V |                       | Unit |
|--------------------------------|-------------------------------|------------------------------------------|----------|-----------------------|----------|-----------------------|------|
|                                |                               |                                          | –70      |                       | –85      |                       |      |
|                                |                               |                                          | Min      | Max                   | Min      | Max                   |      |
| I <sub>LI</sub>                | Input leakage current         | 0 V ≤ V <sub>IN</sub> ≤ V <sub>CC</sub>  |          | ±1                    |          | ±1                    | μA   |
| I <sub>LO</sub> <sup>(2)</sup> | Output leakage current        | 0 V ≤ V <sub>OUT</sub> ≤ V <sub>CC</sub> |          | ±1                    |          | ±1                    | μA   |
| I <sub>CC</sub>                | Supply current                | Outputs open                             |          | 95                    |          | 50                    | mA   |
| I <sub>CC1</sub>               | Supply current (standby) TTL  | $\bar{E} = V_{IH}$                       |          | 7                     |          | 4                     | mA   |
| I <sub>CC2</sub>               | Supply current (standby) CMOS | $\bar{E} = V_{CC} - 0.2\text{ V}$        |          | 4                     |          | 3                     | mA   |
| V <sub>IL</sub>                | Input low voltage             |                                          | –0.3     | 0.8                   | –0.3     | 0.6                   | V    |
| V <sub>IH</sub>                | Input high voltage            |                                          | 2.2      | V <sub>CC</sub> + 0.3 | 2.2      | V <sub>CC</sub> + 0.3 | V    |
| V <sub>OL</sub>                | Output low voltage            | I <sub>OL</sub> = 2.1 mA                 |          | 0.4                   |          | 0.4                   | V    |
| V <sub>OH</sub>                | Output high voltage           | I <sub>OH</sub> = –1 mA                  | 2.4      |                       | 2.2      |                       | V    |

1. Valid for ambient operating temperature:  $T_A = 0$  to  $70\text{ }^\circ\text{C}$ ;  $V_{CC} = 4.5$  to  $5.5\text{ V}$  or  $3.0$  to  $3.6\text{ V}$  (except where noted).

2. Outputs deselected.

Figure 10. Power down/up mode AC waveforms




Table 9. Power down/up AC characteristics

| Symbol         | Parameter <sup>(1)</sup>                                          |          | Min | Max | Unit          |
|----------------|-------------------------------------------------------------------|----------|-----|-----|---------------|
| $t_F^{(2)}$    | $V_{PFD}(\text{max})$ to $V_{PFD}(\text{min})$ $V_{CC}$ fall time |          | 300 |     | $\mu\text{s}$ |
| $t_{FB}^{(3)}$ | $V_{PFD}(\text{min})$ to $V_{SS}$ $V_{CC}$ fall time              | M48Z129Y | 10  |     | $\mu\text{s}$ |
|                |                                                                   | M48Z129V | 150 |     |               |
| $t_R$          | $V_{PFD}(\text{min})$ to $V_{PFD}(\text{max})$ $V_{CC}$ rise time |          | 10  |     | $\mu\text{s}$ |
| $t_{RB}$       | $V_{SS}$ to $V_{PFD}(\text{min})$ $V_{CC}$ rise time              |          | 1   |     | $\mu\text{s}$ |
| $t_{WPT}$      | Write protect time                                                | M48Z129Y | 40  | 150 | $\mu\text{s}$ |
|                |                                                                   | M48Z129V | 40  | 250 |               |
| $t_{REC}$      | $V_{PFD}(\text{max})$ to $\overline{\text{RST}}$ high             |          | 40  | 200 | ms            |

- Valid for ambient operating temperature:  $T_A = 0$  to  $70^\circ\text{C}$ ;  $V_{CC} = 4.5$  to  $5.5$  V or  $3.0$  to  $3.6$  V (except where noted).
- $V_{PFD}(\text{max})$  to  $V_{PFD}(\text{min})$  fall time of less than  $t_F$  may result in deselection/write protection not occurring until  $200\ \mu\text{s}$  after  $V_{CC}$  passes  $V_{PFD}(\text{min})$ .
- $V_{PFD}(\text{min})$  to  $V_{SS}$  fall time of less than  $t_{FB}$  may cause corruption of RAM data.

Table 10. Power down/up trip points DC characteristics


| Symbol         | Parameter <sup>(1)(2)</sup>       |          | Min | Typ  | Max | Unit  |
|----------------|-----------------------------------|----------|-----|------|-----|-------|
| $V_{PFD}$      | Power-fail deselect voltage       | M48Z129Y | 4.2 | 4.35 | 4.5 | V     |
|                |                                   | M48Z129V | 2.7 | 2.9  | 3.0 | V     |
| $V_{SO}$       | Battery backup switchover voltage | M48Z129Y |     | 3.0  |     | V     |
|                |                                   | M48Z129V |     | 2.45 |     | V     |
| $t_{DR}^{(3)}$ | Expected data retention time      |          | 10  |      |     | Years |

- All voltages referenced to  $V_{SS}$ .
- Valid for ambient operating temperature:  $T_A = 0$  to  $70^\circ\text{C}$ ;  $V_{CC} = 4.5$  to  $5.5$  V or  $3.0$  to  $3.6$  V (except where noted).
- At  $25^\circ\text{C}$ ,  $V_{CC} = 0$  V.

## 5 Package mechanical data

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: [www.st.com](http://www.st.com). ECOPACK® is an ST trademark.

**Figure 11. PMDIP32 – 32-pin plastic module DIP, package outline**



*Note:* Drawing is not to scale.

**Table 11. PMDIP32 – 32-pin plastic DIP, package mechanical data**

| Symb | mm   |       |       | inches |       |       |
|------|------|-------|-------|--------|-------|-------|
|      | Typ  | Min   | Max   | Typ    | Min   | Max   |
| A    |      | 9.27  | 9.52  |        | 0.365 | 0.375 |
| A1   |      | 0.38  | –     |        | 0.015 | –     |
| B    |      | 0.43  | 0.59  |        | 0.017 | 0.023 |
| C    |      | 0.20  | 0.33  |        | 0.008 | 0.013 |
| D    |      | 42.42 | 43.18 |        | 1.670 | 1.700 |
| E    |      | 18.03 | 18.80 |        | 0.710 | 0.740 |
| e1   |      | 2.29  | 2.79  |        | 0.090 | 0.110 |
| e3   | 38.1 |       |       | 1.5    |       |       |
| eA   |      | 14.99 | 16.00 |        | 0.590 | 0.630 |
| L    |      | 3.05  | 3.81  |        | 0.120 | 0.150 |
| S    |      | 1.91  | 2.79  |        | 0.075 | 0.110 |
| N    |      | 32    |       |        | 32    |       |

6 Part numbering

Table 12. Ordering information scheme


|                                          |      |                                                                                                                                                                   |                                                  |              |                                 |
|------------------------------------------|------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------------------------------|--------------|---------------------------------|
| Example:                                 | M48Z | 129Y                                                                                                                                                              | -70                                              | PM           | 1                               |
| Device Type                              | M48Z |                                                                                                                                                                   |                                                  |              |                                 |
| Supply voltage and write protect voltage |      | 129Y <sup>(1)</sup> = V <sub>CC</sub> = 4.5 to 5.5 V; 4.2 V ≤ V <sub>PFD</sub> ≤ 4.5 V<br>129V = V <sub>CC</sub> = 3.0 to 3.6 V; 2.7 V ≤ V <sub>PFD</sub> ≤ 3.0 V |                                                  |              |                                 |
| Speed                                    |      |                                                                                                                                                                   | -70 = 70 ns (M48Z129Y)<br>-85 = 85 ns (M48Z129V) |              |                                 |
| Package                                  |      |                                                                                                                                                                   |                                                  | PM = PMDIP32 |                                 |
| Temperature range                        |      |                                                                                                                                                                   |                                                  |              | 1 = 0 to 70 °C                  |
| Shipping method                          |      |                                                                                                                                                                   |                                                  |              | blank = ECOPACK® package, tubes |

1. Contact local ST sales office.

For other options, or for more information on any aspect of this device, please contact the ST sales office nearest you.

## 7 Environmental information

Figure 12. Recycling symbols



This product contains a non-rechargeable lithium (lithium carbon monofluoride chemistry) button cell battery fully encapsulated in the final product.

Recycle or dispose of batteries in accordance with the battery manufacturer's instructions and local/national disposal and recycling regulations.

Please refer to the following web site address for additional information regarding compliance statements and waste recycling.

Go to [www.st.com/nvram](http://www.st.com/nvram), then select "Lithium Battery Recycling" from "Related Topics".

## 8 Revision history

**Table 13. Document revision history**

| Date        | Revision | Changes                                                                                                                                                                                  |
|-------------|----------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Dec-1999    | 1.0      | First issue                                                                                                                                                                              |
| 30-Mar-2000 | 2        | From preliminary data to datasheet                                                                                                                                                       |
| 20-Jun-2000 | 2.1      | t <sub>GLQX</sub> changed for M48Z129Y ( <a href="#">Table 3</a> )                                                                                                                       |
| 14-Sep-2001 | 3        | Reformatted; temperature information added to tables ( <a href="#">Table 7</a> , <a href="#">8</a> , <a href="#">3</a> , <a href="#">4</a> , <a href="#">9</a> , <a href="#">10</a> )    |
| 29-May-2002 | 3.1      | Add countries to disclaimer                                                                                                                                                              |
| 02-Apr-2003 | 4        | v2.2 template applied; test condition updated ( <a href="#">Table 10</a> )                                                                                                               |
| 18-Feb-2005 | 5        | Reformatted; IR reflow update ( <a href="#">Table 5</a> )                                                                                                                                |
| 22-Apr-2010 | 6        | Updated <a href="#">Table 11</a> , <a href="#">12</a> , footnote <a href="#">1</a> of <a href="#">Table 5</a> ; added Ecopack® text to <a href="#">Section 5</a> ; reformatted document. |
| 23-Jun-2010 | 7        | Updated <a href="#">Features</a> , <a href="#">Table 11</a> ; added <a href="#">Section 7: Environmental information</a> ; minor textual changes.                                        |

**Please Read Carefully:**

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

**UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.**

**UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.**

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2010 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

[www.st.com](http://www.st.com)