

CMOS Logic MN4000B Series

6932852 PANASONIC INDL/ELECTRONIC

MN4043B/MN4043BS

66C 05006

D T-46-07-15

MN4043B / MN4043BS

Quad R/S Latches

Description

The MN4043B/S are latches composed of quad independent R/S flip-flop.

They are suitable for 4-bit data processing due to the combination of NOR gates.

Four outputs can be high impedance by the common input (EO) = L regardless of latch contents, and can easily be connected to the bus line.


The MN4043B/S are equivalent to MOTOROLA MC14043B and RCA CD4043B.

Truth Table


Input			Output
	S	R	O
L	x	x	Z
H	L	H	L
H	H	x	H
H	L	L	latch

Note) X : don't care
Z : high impedance

Logic Diagram



P-3




16-Pin • Plastic DIL Package

P-4



16-Pin • Pinflat Package (SO-16D)

Pin Configuration



CMOS Logic MN4000B Series

MN4043B/MN4043BS

6932852 PANASONIC INDL/ELECTRONIC

66C 05007

D T-46-07-15

■ Maximum Ratings (Ta=25°C)

Item	Symbol	Ratings	Unit
Supply Voltage	V_{DD}	-0.5~+18	V
Input Voltage	V_I	-0.5~ $V_{DD}+0.5^*$	V
Output Voltage	V_O	-0.5~ $V_{DD}+0.5^*$	V
Peak Input · Output Current	$\pm I_I$	max. 10	mA
Power Dissipation (per package)	Ta=-40~+60°C Ta=+60~+85°C	P_D max. 400 Decrease up to 200mW rating at 8mW/°C	mW
Power Dissipation (per output terminal)	P_D	max. 100	mW
Operating Ambient Temperature	T_{opr}	-40~+85	°C
Storage Temperature	T_{stg}	-65~+150	°C


* $V_{DD} + 0.5V$ should be under 18V■ DC Characteristics ($V_{SS}=0V$)

Item	V_{DD} (V)	Sym- bol	Conditions	Ta=-40°C		Ta=25°C		Ta=85°C		Unit
				min.	max.	min.	max.	min.	max.	
Quiescent Power Supply Current	5	I_{DD}	$V_I = V_{SS}$ or V_{DD}	—	4	—	4	—	30	μA
	10			—	8	—	8	—	60	
	15			—	16	—	16	—	120	
Output Voltage Low Level	5	V_{OL}	$V_I = V_{SS}$ or V_{DD} $ I_O < 1\mu A$	—	0.05	—	0.05	—	0.05	V
	10			—	0.05	—	0.05	—	0.05	
	15			—	0.05	—	0.05	—	0.05	
Output Voltage High Level	5	V_{OH}	$V_I = V_{SS}$ or V_{DD} $ I_O < 1\mu A$	4.95	—	4.95	—	4.95	—	V
	10			9.95	—	9.95	—	9.95	—	
	15			14.95	—	14.95	—	14.95	—	
Input Voltage Low Level	5	V_{IL}	$ I_O < 1\mu A$ $V_O = 0.5V$ or $4.5V$ $V_O = 1V$ or $9V$ $V_O = 1.5V$ or $13.5V$	—	1.5	—	1.5	—	1.5	V
	10			—	3	—	3	—	3	
	15			—	4	—	4	—	4	
Input Voltage High Level	5	V_{IH}	$ I_O < 1\mu A$ $V_O = 0.5V$ or $4.5V$ $V_O = 1V$ or $9V$ $V_O = 1.5V$ or $13.5V$	3.5	—	3.5	—	3.5	—	V
	10			7	—	7	—	7	—	
	15			11	—	11	—	11	—	
Output Current Low Level	5	I_{OL}	$V_O = 0.4V, V_I = 0$ or $5V$ $V_O = 0.5V, V_I = 0$ or $10V$ $V_O = 1.5V, V_I = 0$ or $15V$	0.52	—	0.44	—	0.36	—	mA
	10			1.3	—	1.1	—	0.9	—	
	15			3.6	—	3	—	2.4	—	
Output Current High Level	5	$-I_{OH}$	$V_O = 4.6V, V_I = 0$ or $5V$ $V_O = 9.5V, V_I = 0$ or $10V$ $V_O = 13.5V, V_I = 0$ or $15V$	0.52	—	0.44	—	0.36	—	mA
	10			1.3	—	1.1	—	0.9	—	
	15			3.6	—	3	—	2.4	—	
Output Current High Level	5	$-I_{OH}$	$V_O = 2.5V, V_I = 0$ or $5V$	1.7	—	1.4	—	1.1	—	mA
Input Leakage Current	15	$\pm I_I$	$V_I = 0$ or $15V$	—	0.3	—	0.3	—	1	μA
3-State Output Pin	Leakage Current High Level	15	I_{OZH} $V_O = V_{DD}$	—	1.6	—	1.6	—	12	μA
	Leakage Current Low Level	15	$-I_{OZL}$ $V_O = V_{SS}$	—	1.6	—	1.6	—	12	

■ Switching Characteristics (Ta=25°C, Vss=0V, CL=50pF)

Item	VDD (V)	Symbol	min.	typ.	max.	Unit
Output Rise Time	5	t _{TLH}	—	60	180	ns
	10		—	30	90	
	15		—	20	60	
Output Fall Time	5	t _{THL}	—	60	180	ns
	10		—	30	90	
	15		—	20	60	
Propagation Delay Time Rn→On (H→L)	5	t _{PHL}	—	90	270	ns
	10		—	35	105	
	15		—	25	75	
Propagation Delay Time Sn→On (L→H)	5	t _{PLH}	—	65	195	ns
	10		—	25	75	
	15		—	15	45	
High Level Output Disable Time EO→On (H)	5	t _{PHZ}	—	45	135	ns
	10		—	20	60	
	15		—	10	30	
Low Level Output Disable Time EO→On (L)	5	t _{PLZ}	—	50	150	ns
	10		—	20	60	
	15		—	10	30	
High Level Output Enable Time EO→On (H)	5	t _{PZH}	—	25	75	ns
	10		—	15	45	
	15		—	10	30	
Low Level Output Enable Time EO→On (L)	5	t _{PZL}	—	40	120	ns
	10		—	20	60	
	15		—	15	45	
Low Level Minimum Sn Pulse Width	5	t _{WSH}	—	15	45	ns
	10		—	10	30	
	15		—	8	24	
Low Level Minimum Rn Pulse Width	5	t _{WRH}	—	15	45	ns
	10		—	10	30	
	15		—	8	24	
Input Capacitance		C _I	—	—	7.5	pF

● Dynamic Signal Waveforms



Item	S	R	S.W.	O
t _{PHZ}	V _{DD}	V _{SS}	V _{SS}	A
t _{PLZ}	V _{SS}	V _{DD}	V _{DD}	B
t _{PZH}	V _{DD}	V _{SS}	V _{SS}	A
t _{PZL}	V _{SS}	V _{DD}	V _{DD}	B

