

# 36-Mbit (1 M × 36/512 K × 72) Flow-Through SRAM

#### **Features**

- Supports 133 MHz bus operations
- 1 M × 36/512 K × 72 common I/O
- 2.5 V core power supply
- 2.5 V and 1.8 V I/O power supply
- Fast clock-to-output times
  □ 6.5 ns (133 MHz version)
- Provide high performance 2-1-1-1 access rate
- User selectable burst counter supporting Intel<sup>®</sup> Pentium<sup>®</sup> interleaved or linear burst sequences
- Separate processor and controller address strobes
- Synchronous self timed write
- Asynchronous output enable
- CY7C1441AV25 available in Pb-free 165-ball FBGA package. CY7C1447AV25 available in non Pb-free 209-ball FBGA package.
- JTAG boundary scan for FBGA package
- ZZ sleep mode option

## **Functional Description**

CY7C1441AV25/CY7C1447AV25 The 2.5 V. are 1 M × 36/512 K × 72 Synchronous Flow-Through SRAMs, designed to interface with high speed microprocessors with minimum glue logic. Maximum access delay from clock rise is 6.5 ns (133 MHz version). A 2-bit on-chip counter captures the first address in a burst and increments the address automatically for the rest of the burst access. All synchronous inputs are gated by registers controlled by a positive edge-triggered Clock Input (CLK). The synchronous inputs include all addresses, all data inputs, address pipelining Chip Enable (CE<sub>1</sub>), depth expansion Chip Enables (CE2 and CE3), Burst Control inputs (ADSC,  $\overline{ADSP}$ , and  $\overline{ADV}$ ),  $\overline{W}$ rite Enables ( $\overline{BW}_x$  and  $\overline{BWE}$ ), and  $\overline{Global}$ Write (GW). Asynchronous inputs include the Output Enable (OE) and the ZZ pin.

The CY7C1441AV25/CY7C1447AV25 allows either interleaved or linear burst sequences, selected by the MODE input pin. A HIGH selects an interleaved burst sequence and a LOW selects a linear burst sequence. Burst accesses can be initiated with the Processor Address Strobe (ADSP) or the cache Controller Address Strobe (ADSC) inputs. Address advancement is controlled by the Address Advancement (ADV) input.

Addresses and chip enables are registered at rising edge of clock when either ADSP or ADSC are active. Subsequent burst addresses can be internally generated as controlled by the ADV.


The CY7C1441AV25/CY7C1447AV25 operates from a +2.5 V core power supply while all outputs may operate with either a +2.5 V or 1.8 V supply. All inputs and outputs are JEDEC-standard JESD8-5 compatible.

## **Selection Guide**

Description	133 MHz	Unit
Maximum Access Time	6.5	ns
Maximum Operating Current	270	mA
Maximum CMOS Standby Current	120	mA




# Logic Block Diagram - CY7C1441AV25





# Logic Block Diagram - CY7C1447AV25





# Contents

Pin Configurations	5
Pin Definitions	7
Functional Overview	8
Single Read Accesses	8
Single Write Accesses Initiated by ADSP	8
Single Write Accesses Initiated by ADSC	8
Burst Sequences	9
Sleep Mode	
Interleaved Burst Address Table	9
Linear Burst Address Table	
ZZ Mode Electrical Characteristics	9
Truth Table	10
Partial Truth Table for Read/Write	11
Partial Truth Table for Read/Write	
IEEE 1149.1 Serial Boundary Scan (JTAG)	
Disabling the JTAG Feature	
Test Access Port (TAP)	12
Performing a TAP Reset	
TAP Registers	
TAP Instruction Set	
Tap Controller State Diagram	
Tap Controller Block Diagram	
TAP Timing	
TAP AC Switching Characteristics	
2.5 V TAP AC Test Conditions	
2.5 V TAP AC Output Load Equivalent	
1.8 V TAP AC Test Conditions	
1.8 V TAP AC Output Load Equivalent	17

I AP DC Electrical Characteristics and	
Operating Conditions	17
dentification Register Definitions	18
Scan Register Sizes	18
dentification Codes	18
Boundary Scan Order	19
Boundary Scan Order	
Maximum Ratings	21
Operating Range	21
Electrical Characteristics	21
Capacitance	22
Thermal Resistance	22
AC Test Loads and Waveforms	22
Switching Characteristics	23
Timing Diagrams	24
Ordering Information	28
Ordering Code Definitions	28
Package Diagrams	29
Acronyms	31
Document Conventions	31
Units of Measure	31
Document History Page	32
Sales, Solutions, and Legal Information	33
Worldwide Sales and Design Support	33
Products	33
PSoC Solutions	33



# **Pin Configurations**

Figure 1. 165-ball FBGA (15 × 17 × 1.4 mm) pinout

## CY7C1441AV25 (1 M × 36)

	1	2	3	4	5	6	7	8	9	10	11
Α	NC/288M	Α	Œ <sub>1</sub>	$\overline{BW}_C$	$\overline{BW}_B$	$\overline{CE}_3$	BWE	ADSC	ADV	Α	NC
В	NC/144M	Α	CE <sub>2</sub>	$\overline{BW}_D$	$\overline{BW}_A$	CLK	GW	OE	ADSP	Α	NC/576M
С	DQP <sub>C</sub>	NC	$V_{DDQ}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DDQ}$	NC/1G	DQPB
D	DQ <sub>C</sub>	$DQ_C$	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	$DQ_B$	$DQ_B$
E	$DQ_C$	$DQ_C$	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	$DQ_B$	DQ <sub>B</sub>
F	$DQ_C$	$DQ_C$	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	$DQ_B$	DQ <sub>B</sub>
G	$DQ_C$	$DQ_C$	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	$V_{\mathrm{DDQ}}$	$DQ_B$	$DQ_B$
Н	NC	NC	NC	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	NC	NC	ZZ
J	$DQ_D$	$DQ_D$	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	$DQ_A$	$DQ_A$
K	$DQ_D$	$DQ_D$	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	$V_{\mathrm{DDQ}}$	$DQ_A$	$DQ_A$
L	$DQ_D$	$DQ_D$	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	$DQ_A$	$DQ_A$
M	$DQ_D$	$DQ_D$	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{DD}$	$V_{DDQ}$	$DQ_A$	$DQ_A$
N	DQP <sub>D</sub>	NC	$V_{DDQ}$	$V_{SS}$	NC	Α	NC	$V_{SS}$	$V_{\mathrm{DDQ}}$	NC	DQP <sub>A</sub>
Р	NC	NC/72M	Α	Α	TDI	A1	TDO	Α	Α	Α	Α
R	MODE	Α	Α	Α	TMS	A0	TCK	Α	Α	Α	Α



# Pin Configurations (continued)

Figure 2. 209-ball FBGA (14  $\times$  22  $\times$  1.76 mm) pinout

## CY7C1447AV25 (512 K × 72)

	1	2	3	4	5	6	7	8	9	10	11
Α	$DQ_G$	$DQ_G$	Α	CE <sub>2</sub>	ADSP	ADSC	ADV	Œ <sub>3</sub>	Α	DQ <sub>B</sub>	DQ <sub>B</sub>
В	$DQ_G$	$DQ_G$	BWS <sub>C</sub>	$\overline{BWS}_G$	NC/288M	BW	А	BWS <sub>B</sub>	BWS <sub>F</sub>	DQ <sub>B</sub>	DQ <sub>B</sub>
С	$DQ_G$	$DQ_G$	BWS <sub>H</sub>	BWS <sub>D</sub>	NC/144M	CE <sub>1</sub>	NC/576M	BWS <sub>E</sub>	BWS <sub>A</sub>	DQ <sub>B</sub>	DQ <sub>B</sub>
D	$DQ_G$	$DQ_G$	V <sub>SS</sub>	NC	NC/1G	ŌE	GW	NC	V <sub>SS</sub>	DQ <sub>B</sub>	DQ <sub>B</sub>
E	$DQP_G$	$DQP_C$	$V_{DDQ}$	$V_{\mathrm{DDQ}}$	$V_{DD}$	$V_{DD}$	V <sub>DD</sub>	$V_{\mathrm{DDQ}}$	$V_{\mathrm{DDQ}}$	DQP <sub>F</sub>	$DQP_B$
F	DQ <sub>C</sub>	$DQ_C$	$V_{SS}$	$V_{SS}$	V <sub>SS</sub>	NC	V <sub>SS</sub>	$V_{SS}$	$V_{SS}$	DQ <sub>F</sub>	$DQ_F$
G	DQ <sub>C</sub>	$DQ_C$	$V_{DDQ}$	$V_{DDQ}$	$V_{DD}$	NC	V <sub>DD</sub>	$V_{DDQ}$	$V_{DDQ}$	$DQ_F$	$DQ_F$
Н	DQ <sub>C</sub>	$DQ_C$	$V_{SS}$	$V_{SS}$	V <sub>SS</sub>	NC	V <sub>SS</sub>	$V_{SS}$	$V_{SS}$	$DQ_F$	$DQ_F$
J	DQ <sub>C</sub>	$DQ_C$	$V_{DDQ}$	$V_{\mathrm{DDQ}}$	$V_{DD}$	NC	$V_{DD}$	$V_{DDQ}$	$V_{DDQ}$	$DQ_F$	$DQ_F$
K	NC	NC	CLK	NC	V <sub>SS</sub>	$V_{SS}$	V <sub>SS</sub>	NC	NC	NC	NC
L	DQ <sub>H</sub>	$DQ_H$	$V_{DDQ}$	$V_{DDQ}$	$V_{DD}$	NC	$V_{DD}$	$V_{DDQ}$	$V_{DDQ}$	DQ <sub>A</sub>	$DQ_A$
M	DQ <sub>H</sub>	$DQ_H$	$V_{SS}$	$V_{SS}$	V <sub>SS</sub>	NC	V <sub>SS</sub>	$V_{SS}$	$V_{SS}$	$DQ_A$	$DQ_A$
N	DQ <sub>H</sub>	$DQ_H$	$V_{\mathrm{DDQ}}$	$V_{DDQ}$	$V_{DD}$	NC	$V_{DD}$	$V_{DDQ}$	$V_{\mathrm{DDQ}}$	DQ <sub>A</sub>	$DQ_A$
Р	DQ <sub>H</sub>	$DQ_H$	$V_{SS}$	$V_{SS}$	$V_{SS}$	ZZ	V <sub>SS</sub>	$V_{SS}$	$V_{SS}$	$DQ_A$	$DQ_A$
R	DQP <sub>D</sub>	DQP <sub>H</sub>	$V_{DDQ}$	$V_{DDQ}$	$V_{DD}$	$V_{DD}$	$V_{DD}$	$V_{DDQ}$	$V_{DDQ}$	DQPA	DQP <sub>E</sub>
Т	DQ <sub>D</sub>	$DQ_D$	$V_{SS}$	NC	NC	MODE	NC	NC	$V_{SS}$	DQ <sub>E</sub>	$DQ_E$
U	DQ <sub>D</sub>	$DQ_D$	NC/72M	Α	Α	Α	Α	Α	Α	DQ <sub>E</sub>	DQ <sub>E</sub>
V	DQ <sub>D</sub>	DQ <sub>D</sub>	Α	Α	Α	A1	Α	Α	Α	DQ <sub>E</sub>	DQ <sub>E</sub>
W	DQ <sub>D</sub>	$DQ_D$	TMS	TDI	Α	A0	Α	TDO	TCK	DQ <sub>E</sub>	DQ <sub>E</sub>



# **Pin Definitions**

Name	I/O	Description
A <sub>0</sub> , A <sub>1</sub> , A	Input- Synchronous	Address Inputs. Used to select one of the address locations. Sampled at the rising edge of the CLK if ADSP or ADSC is active LOW, and $CE_1$ , $CE_2$ , and $CE_3$ are sampled active. $A_{[1:0]}$ feed the 2-bit counter.
BW <sub>A</sub> , BW <sub>B</sub> , BW <sub>C</sub> , BW <sub>D</sub> , BW <sub>E</sub> , BW <sub>F</sub> , BW <sub>G</sub> , BW <sub>H</sub>		Byte Write Select Inputs, Active LOW. Qualified with BWE to conduct byte writes to the SRAM. Sampled on the rising edge of CLK.
GW	Input- Synchronous	<b>Global Write Enable Input, Active LOW</b> . When asserted LOW on the rising edge of CLK, a global write is conducted (ALL bytes are written, regardless of the values on BW <sub>X</sub> and BWE).
CLK	Input- Clock	Clock Input. <u>Used</u> to capture all synchronous inputs to the device. Also used to increment the burst counter when ADV is asserted LOW during a burst operation.
CE <sub>1</sub>		Chip Enable 1 Input, Active LOW. Sampled on the rising edge of CLK. Used in conjunction with $CE_2$ and $CE_3$ to select or deselect the device. ADSP is ignored if $CE_1$ is HIGH. $CE_1$ is sampled only when a new external address is loaded.
CE <sub>2</sub>	Input- Synchronous	Chip Enable 2 Input, Active HIGH. Sampled on the rising edge of CLK. Used in conjunction with $\overline{\text{CE}}_1$ and $\overline{\text{CE}}_3$ to select or deselect the device. $\overline{\text{CE}}_2$ is sampled only when a new external address is loaded.
CE <sub>3</sub>	Input- Synchronous	Chip Enable 3 Input, Active LOW. Sampled on the rising edge of CLK. Used in conjunction with $\overline{\text{CE}}_1$ and $\text{CE}_2$ to select or deselect the device. $\text{CE}_3$ is sampled only when a new external address is loaded.
ŌĒ	Input- Asynchronous	Output Enable, Asynchronous Input, Active LOW. Controls the direction of the I/O pins. When LOW, the I/O pins behave as outputs. When deasserted HIGH, I/O pins are tri-stated and act as input data pins. OE is masked during the first clock of a read cycle when emerging from a deselected state.
ADV		<b>Advance Input Signal.</b> Sampled on the rising edge of CLK. When asserted, it automatically increments the address in a burst cycle.
ADSP	Synchronous	<b>Address Strobe from Processor.</b> Sampled on the rising edge of CLK, active LOW. When asserted LOW, addresses presented to the device are captured in the address registers. $A_{[1:0]}$ are also loaded into the burst counter. When ADSP and ADSC are both asserted, only ADSP is recognized. ASDP is ignored when $\overline{CE}_1$ is deasserted HIGH.
ADSC	Synchronous	Address Strobe from Controller. Sampled on the rising edge of CLK, active LOW. When asserted LOW, addresses presented to the device are captured in the address registers. A <sub>[1:0]</sub> are also loaded into the burst counter. When ADSP and ADSC are both asserted, only ADSP is recognized.
BWE		<b>Byte Write Enable Input, Active LOW</b> . Sampled on the rising edge of CLK. This signal must be asserted LOW to conduct a byte write.
ZZ	Asynchronous	<b>ZZ Sleep Input, Active HIGH</b> . When asserted HIGH places the device in a non time-critical "sleep" condition with data integrity preserved. For normal operation, this pin must be LOW or left floating. ZZ pin has an internal pull down.
DQs	Synchronous	<b>Bidirectional Data I/O Lines</b> . As inputs, they feed into an on-chip data register that is triggered by the rising edge of CLK. As outputs, they deliver the data contained in the memory location specified by the addresses presented during the previous clock rise of the read cycle. The direction of the pins is controlled by OE. When OE is asserted LOW, the pins behave as outputs. When HIGH, DQs and DQPX are placed in a tri-state condition. The outputs are automatically tri-stated during the data portion of a write sequence, during the first clock when emerging from a deselected state, and when the device is deselected, regardless of the state of OE.
DQP <sub>X</sub>	I/O- Synchronous	<b>Bidirectional Data Parity I/O Lines.</b> Functionally, these signals are identical to $DQ_s$ . During write sequences, $DQP_x$ is controlled by $BW_X$ correspondingly.
MODE		<b>Selects Burst Order</b> . When tied to GND selects linear burst sequence. When tied to $V_{DD}$ or left floating selects interleaved burst sequence. This is a strap pin and should remain static during device operation. Mode pin has an internal pull up.
$V_{DD}$	Power Supply	Power Supply Inputs to the Core of the Device.
$V_{\mathrm{DDQ}}$	I/O Power Supply	Power Supply for I/O Circuitry.



## Pin Definitions (continued)

Name	I/O	Description
$V_{SS}$	Ground	Ground for the Core of the Device.
$V_{SSQ}$	I/O Ground	Ground for I/O Circuitry.
TDO	JTAG Serial Output Synchronous	Serial Data-Out to the JTAG Circuit. Delivers data on the negative edge of TCK. If the JTAG feature is not utilized, this pin should be left unconnected.
TDI		<b>Serial Data-In to the JTAG Circuit</b> . Sampled on the rising edge of TCK. If the JTAG feature is not utilized, this pin can be left floating or connected to V <sub>DD</sub> through a pull up resistor.
TMS	JTAG Serial Input Synchronous	<b>Serial Data-In to the JTAG Circuit</b> . Sampled on the rising edge of TCK. If the JTAG feature is not utilized, this pin can be disconnected or connected to V <sub>DD</sub> .
TCK	JTAG- Clock	Clock Input to the JTAG Circuitry. If the JTAG feature is not utilized, this pin must be connected to V <sub>SS</sub> .
NC	_	No Connects. Not internally connected to the die.
NC/72M, NC/144M, NC/288M, NC/576M, NC/1G	_	<b>No Connects</b> . Not internally connected to the die. NC/72M, NC/144M, NC/288M, NC/576M, and NC/1G are address expansion pins and are not internally connected to the die.

### **Functional Overview**

All synchronous inputs pass through input registers controlled by the rising edge of the clock. Maximum access delay from the clock rise ( $t_{CDV}$ ) is 6.5 ns (133 MHz device).

The CY7C1441AV25/CY7C1447AV25 supports secondary cache in systems utilizing either a linear or interleaved burst sequence. The interleaved burst order supports Pentium and i486™ processors. The linear burst sequence is suited for processors that utilize a linear burst sequence. The burst order is user selectable and is determined by sampling the MODE input. Accesses are initiated with either ADSP or ADSC. Address advancement through the burst sequence is controlled by the ADV input. A two-bit on-chip wraparound burst counter captures the first address in a burst sequence and automatically increments the address for the rest of the burst access.

Byte write operations are qualified with the Byte Write Enable (BWE) and Byte Write Select (BW $_{\rm X}$ ) inputs. A Global Write Enable (GW) overrides all byte write inputs and writes data to all four bytes. All writes are simplified with on-chip synchronous self timed write circuitry.

Three synchronous chip selects  $(\overline{CE}_1, CE_2, \overline{CE}_3)$  and an asynchronous output enable  $(\overline{OE})$  provide for easy bank selection and output tri-state control. ADSP is ignored if  $\overline{CE}_1$  is HIGH.

### Single Read Accesses

A single read access is initiated when the <u>following</u> conditions are satisfied at <u>clock</u> rise: (1)  $\overline{CE_1}$ ,  $\overline{CE_2}$ , and  $\overline{CE_3}$  are all asserted active and (2)  $\overline{ADSP}$  or  $\overline{ADSC}$  is asserted LOW (if the access is initiated by  $\overline{ADSC}$ , the write inputs must be deasserted during this first cycle). The address presented to the address inputs is latched into the address register and the burst count<u>er</u> or control logic and presented to the memory core. If the  $\overline{OE}$  input is

asserted LOW, the requested data is available as the data  $\underline{\text{out}}$ puts a maximum to  $t_{CDV}$  after clock rise. ADSP is ignored if  $CE_1$  is HIGH.

## Single Write Accesses Initiated by ADSP

This access is initiated when the following conditions are satisfied at clock rise: (1)  $\overline{CE}_1$ ,  $\overline{CE}_2$ ,  $\overline{CE}_3$  are all asserted active and (2) ADSP is asserted LOW. The addresses presented are loaded into the address register and the burst inputs (GW, BWE, and  $\overline{BW}_X$ ) are ignored during this first clock cycle. If the write inputs are asserted active (see Truth Table on page 10 for appropriate states that indicate a write) on the next clock rise, the appropriate data is latched and written into the device. Byte writes are allowed. All I/Os are tri-stated during a byte write. Because this is a common I/O device, the asynchronous  $\overline{OE}$  input signal must be deasserted and the I/Os must be tri-stated prior to the presentation of data to DQs. As a safety precaution, the data lines are tri-stated when a write cycle is detected, regardless of the state of  $\overline{OE}$ .

## Single Write Accesses Initiated by ADSC

This write access is initiated when the following conditions are satisfied at <u>clock</u> rise: (1)  $\overline{CE_1}$ ,  $\overline{CE_2}$ , and  $\overline{\underline{CE_3}}$  are all asserted active, (2)  $\overline{ADSC}$  is asserted LOW, (3)  $\overline{ADSP}$  is deasserted HIGH, and (4) the write input signals ( $\overline{GW}$ ,  $\overline{BWE}$ , and  $\overline{BW_X}$ ) indicate a write access.  $\overline{ADSC}$  is ignored if  $\overline{ADSP}$  is active LOW.

The addresses presented are loaded into the address register and the burst counter or control logic and delivered to the memory core. The information presented to DQ<sub>S</sub> is written into the specified address location. Byte writes are allowed. All I/Os are tri-stated when a write is detected, even a byte write. Because this is a common I/O device, the asynchronous OE input signal must be deasserted and the I/Os must be tri-stated prior to the presentation of data to DQs. As a safety precaution,



the data lines are tri-stated when a write cycle is detected, regardless of the state of  $\overline{\mathsf{OE}}$ .

## **Burst Sequences**

The CY7C1441AV25/CY7C1447AV25 provides an on-chip two-bit wraparound burst counter inside the SRAM. The burst counter is fed by  $A_{\left[1:0\right]}$ , and can follow either a linear or interleaved burst order. The burst order is determined by the state of the MODE input. A LOW on MODE selects a linear burst sequence. A HIGH on MODE selects an interleaved burst order. Leaving MODE unconnected causes the device to default to a interleaved burst sequence.

## Sleep Mode

The ZZ input pin is an asynchronous input. Asserting ZZ places the SRAM in a power conservation sleep mode. Two clock cycles are required to enter into or exit from this sleep mode. When in this mode, data integrity is guaranteed. Accesses pending when entering the sleep mode are not considered valid nor is the completion of the operation guaranteed. The <u>device must be deselected prior</u> to entering the sleep mode.  $CE_1$ ,  $CE_2$ ,  $CE_3$ , ADSP, and ADSC must remain inactive for the duration of  $t_{ZZREC}$  after the ZZ input returns LOW.

#### **Interleaved Burst Address Table**

(MODE = Floating or  $V_{DD}$ )

First Address A1:A0	Second Address A1:A0	Third Address A1:A0	Fourth Address A1:A0
00	01	10	11
01	00	11	10
10	11	00	01
11	10	01	00

#### **Linear Burst Address Table**

(MODE = GND)

First Address A1:A0	Second Address A1:A0	Third Address A1:A0	Fourth Address A1:A0
00	01	10	11
01	10	11	00
10	11	00	01
11	00	01	10

#### **ZZ Mode Electrical Characteristics**

Parameter	Description	Test Conditions	Min	Max	Unit
I <sub>DDZZ</sub>	Sleep mode standby current	$ZZ \ge V_{DD} - 0.2 \text{ V}$	_	100	mA
t <sub>ZZS</sub>	Device operation to ZZ	$ZZ \ge V_{DD} - 0.2 \text{ V}$	_	2t <sub>CYC</sub>	ns
t <sub>ZZREC</sub>	ZZ recovery time	ZZ ≤ 0.2 V	2t <sub>CYC</sub>	_	ns
t <sub>ZZI</sub>	ZZ active to sleep current	This parameter is sampled	_	2t <sub>CYC</sub>	ns
t <sub>RZZI</sub>	ZZ Inactive to exit sleep current	This parameter is sampled	0	_	ns



## **Truth Table**

The truth table for CY7C1441AV25/CY7C1447AV25 follows. [1, 2, 3, 4, 5]

Cycle Description	Address Used	CE <sub>1</sub>	CE <sub>2</sub>	CE <sub>3</sub>	ZZ	ADSP	ADSC	ADV	WRITE	OE	CLK	DQ
Deselected Cycle, Power Down	None	Н	Х	Х	L	Х	L	Х	Х	Χ	L–H	Tri-State
Deselected Cycle, Power Down	None	L	L	Х	L	L	Х	Х	Х	Χ	L–H	Tri-State
Deselected Cycle, Power Down	None	L	Х	Н	L	L	Х	Х	Х	Χ	L–H	Tri-State
Deselected Cycle, Power Down	None	L	L	Х	L	Н	L	Х	Х	Χ	L–H	Tri-State
Deselected Cycle, Power Down	None	Х	Х	Х	L	Н	L	Х	Х	Χ	L–H	Tri-State
Sleep Mode, Power Down	None	Х	Х	Х	Н	Х	Х	Х	Х	Χ	Х	Tri-State
Read Cycle, Begin Burst	External	L	Н	L	L	L	Х	Х	Х	L	L–H	Q
Read Cycle, Begin Burst	External	L	Н	L	L	L	Х	Х	Х	Н	L–H	Tri-State
Write Cycle, Begin Burst	External	L	Н	L	L	Н	L	Х	L	Х	L–H	D
Read Cycle, Begin Burst	External	L	Н	L	L	Н	L	Х	Н	L	L–H	Q
Read Cycle, Begin Burst	External	L	Н	L	L	Н	L	Х	Н	Н	L–H	Tri-State
Read Cycle, Continue Burst	Next	Χ	Χ	Х	L	Н	Н	L	Н	L	L–H	Q
Read Cycle, Continue Burst	Next	Х	Х	Х	L	Н	Н	L	Н	Н	L–H	Tri-State
Read Cycle, Continue Burst	Next	Н	Х	Х	L	Х	Н	L	Н	L	L–H	Q
Read Cycle, Continue Burst	Next	Н	Х	Х	L	Х	Н	L	Н	Н	L–H	Tri-State
Write Cycle, Continue Burst	Next	Х	Х	Х	L	Н	Н	L	L	Χ	L–H	D
Write Cycle, Continue Burst	Next	Н	Х	Х	L	Х	Н	L	L	Χ	L–H	D
Read Cycle, Suspend Burst	Current	Х	Х	Х	L	Н	Н	Н	Н	L	L–H	Q
Read Cycle, Suspend Burst	Current	Х	Х	Х	L	Н	Н	Н	Н	Н	L–H	Tri-State
Read Cycle, Suspend Burst	Current	Н	Х	Х	L	Х	Н	Н	Н	L	L–H	Q
Read Cycle, Suspend Burst	Current	Н	Х	Х	L	Х	Н	Н	Н	Н	L–H	Tri-State
Write Cycle, Suspend Burst	Current	Х	Х	Х	L	Н	Н	Н	L	Χ	L–H	D
Write Cycle, Suspend Burst	Current	Н	Х	Х	L	Х	Н	Н	L	Χ	L–H	D

#### Notes

- X = "Don't Care." H = Logic HIGH, L = Logic LOW.
   WRITE = L when any one or more Byte Write enable signals and BWE = L or GW = L. WRITE = H when all Byte write enable signals, BWE, GW = H.
   The DQ pins are controlled by the current cycle and the OE signal. OE is asynchronous and is not sampled with the clock.
   The SRAM always initiates a read cycle when ADSP is asserted, regardless of the state of GW, BWE, or BW<sub>X</sub>. Writes may occur only on subsequent clocks after the ADSP or with the assertion of ADSC. As a result, OE must be driven HIGH prior to the start of the write cycle to allow the outputs to tri-state. OE is a don't care for the remainder of the write cycle.
   OE is asynchronous and is not sampled with the clock rise. It is masked internally during write cycles. During a read cycle all data bits are Tri-State when OE is inactive or when the device is deselected, and all data bits behave as output when OE is active (LOW).



## **Partial Truth Table for Read/Write**

The partial truth table for read/write for CY7C1441AV25 follows. [6, 7]

Function (CY7C1441AV25)	GW	BWE	BW <sub>D</sub>	BW <sub>C</sub>	BWB	BWA
Read	Н	Н	Х	Х	Х	Х
Read	Н	L	Н	Н	Н	Н
Write Byte A (DQ <sub>A</sub> , DQP <sub>A</sub> )	Н	L	Н	Н	Н	L
Write Byte B(DQ <sub>B</sub> , DQP <sub>B</sub> )	Н	L	Н	Н	L	Н
Write Bytes A, B (DQ <sub>A</sub> , DQ <sub>B</sub> , DQP <sub>A</sub> , DQP <sub>B</sub> )	Н	L	Н	Н	L	L
Write Byte C (DQ <sub>C</sub> , DQP <sub>C</sub> )	Н	L	Н	L	Н	Н
Write Bytes C, A (DQ <sub>C</sub> , DQ <sub>A</sub> , DQP <sub>C</sub> , DQP <sub>A</sub> )	Н	L	Н	L	Н	L
Write Bytes C, B (DQ <sub>C</sub> , DQ <sub>B</sub> , DQP <sub>C</sub> , DQP <sub>B</sub> )	Н	L	Н	L	L	Н
Write Bytes C, B, A (DQ <sub>C</sub> , DQ <sub>B</sub> , DQ <sub>A</sub> , DQP <sub>C</sub> , DQP <sub>B</sub> , DQP <sub>A</sub> )	Н	L	Н	L	L	L
Write Byte D (DQ <sub>D</sub> , DQP <sub>D</sub> )	Н	L	L	Н	Н	Н
Write Bytes D, A (DQ <sub>D</sub> , DQ <sub>A</sub> , DQP <sub>D</sub> , DQP <sub>A</sub> )	Н	L	L	Н	Н	L
Write Bytes D, B (DQ <sub>D</sub> , DQ <sub>A</sub> , DQP <sub>D</sub> , DQP <sub>A</sub> )	Н	L	L	Н	L	Н
Write Bytes D, B, A ( $DQ_D$ , $DQ_B$ , $DQ_{A_1}$ , $DQP_D$ , $DQP_B$ , $DQP_A$ )	Н	L	L	Н	L	L
Write Bytes D, B (DQ <sub>D</sub> , DQ <sub>B</sub> , DQP <sub>D</sub> , DQP <sub>B</sub> )	Н	L	L	L	Н	Н
Write Bytes D, B, A ( $DQ_D$ , $DQ_C$ , $DQ_{A_1}$ , $DQP_D$ , $DQP_C$ , $DQP_A$ )	Н	L	L	L	Н	L
Write Bytes D, C, A ( $DQ_D$ , $DQ_B$ , $DQ_{A_i}$ , $DQP_D$ , $DQP_B$ , $DQP_A$ )	Н	L	L	L	L	Н
Write All Bytes	Н	L	L	L	L	L
Write All Bytes	L	Х	Х	Х	Х	Х

## **Partial Truth Table for Read/Write**

The partial truth table for read/write for CY7C1447AV25 follows. [6, 8]

Function (CY7C1447AV25)	GW	BWE	BW <sub>x</sub>
Read	Н	Н	Х
Read	Н	L	All BW = H
Write Byte $x - (DQ_x \text{ and } DQP_x)$	Н	L	L
Write All Bytes	Н	L	All BW = L
Write All Bytes	L	Х	Х

## Notes

- 8. X = "Don't Care." H = Logic HIGH, L = Logic LOW.
   7. Table only lists a partial listing of the byte write combinations. Any combination of BW<sub>X</sub> is valid. Appropriate write is done based on which byte write is active.
   8. BWx represents any byte write signal BW<sub>X</sub>. To enable any byte write BW<sub>X</sub>, a logic LOW signal should be applied at clock rise. Any number of bye writes can be enabled at the same time for any given write.



## IEEE 1149.1 Serial Boundary Scan (JTAG)

The CY7C1441AV25/CY7C1447AV25 incorporates a serial boundary scan test access port (TAP). This part is fully compliant with 1149.1. The TAP operates using JEDEC-standard 2.5 V/1.8V I/O logic level.

The CY7C1441AV25/CY7C1447AV25 contains a TAP controller, instruction register, boundary scan register, bypass register, and ID register.

## Disabling the JTAG Feature

It is possible to operate the SRAM without using the JTAG feature. To disable the TAP controller, TCK must be tied LOW  $(V_{SS})$  to prevent clocking of the device. TDI and TMS are internally pulled up and may be unconnected. They may alternately be connected to VDD through a pull up resistor. TDO must be left unconnected. On power up, the device comes up in a reset state, which does not interfere with the operation of the device.

## **Test Access Port (TAP)**

## Test Clock (TCK)

The test clock is used only with the TAP controller. All inputs are captured on the rising edge of TCK. All outputs are driven from the falling edge of TCK.

#### Test Mode Select (TMS)

The TMS input is used to give commands to the TAP controller and is sampled on the rising edge of TCK. This ball can be left unconnected if the TAP is not used. The ball is pulled up internally, resulting in a logic HIGH level.

#### Test Data-In (TDI)

The TDI ball is used to serially input information into the registers and can be connected to the input of any of the registers. The register between TDI and TDO is chosen by the instruction that is loaded into the TAP instruction register. For information on loading the instruction register, see Tap Controller State Diagram on page 14. TDI is internally pulled up and can be unconnected if the TAP is unused in an application. TDI is connected to the most significant bit (MSB) of any register.

#### Test Data-Out (TDO)

The TDO output ball is used to serially clock data out from the registers. The output is active depending on the current state of the TAP state machine (see Identification Codes on page 18). The output changes on the falling edge of TCK. TDO is connected to the least significant bit (LSB) of any register.

## Performing a TAP Reset

A RESET is performed by forcing TMS HIGH ( $V_{DD}$ ) for five rising edges of TCK. This RESET does not affect the operation of the SRAM and may be performed while the SRAM is operating.

At power up, the TAP is reset internally to ensure that TDO comes up in a High Z state.

## **TAP Registers**

Registers are connected between the TDI and TDO balls and allow data to be scanned into and out of the SRAM test circuitry.

Only one register can be selected at a time through the instruction register. Data is serially loaded into the TDI ball on the rising edge of TCK. Data is output on the TDO ball on the falling edge of TCK.

#### Instruction Register

Three-bit instructions can be serially loaded into the instruction register. This register is loaded when it is placed between the TDI and TDO balls as shown in the Tap Controller Block Diagram on page 15. On power up, the instruction register is loaded with the IDCODE instruction. It is also loaded with the IDCODE instruction if the controller is placed in a reset state as described in the previous section.

When the TAP controller is in the Capture-IR state, the two least significant bits are loaded with a binary '01' pattern to allow fault isolation of the board level serial test data path.

#### Bypass Register

To save time when serially shifting data through registers, it is sometimes advantageous to skip certain chips. The bypass register is a single-bit register that is placed between the TDI and TDO balls. This allows data to be shifted through the SRAM with minimal delay. The bypass register is set LOW ( $V_{SS}$ ) when the BYPASS instruction is executed.

#### Boundary Scan Register

The boundary scan register is connected to all the input and bidirectional balls on the SRAM.

The boundary scan register is loaded with the contents of the RAM I/O ring when the TAP controller is in the Capture-DR state. It is then placed between the TDI and TDO balls when the controller is moved to the Shift-DR state. The EXTEST, SAMPLE/PRELOAD and SAMPLE Z instructions are used to capture the contents of the I/O ring.

The Boundary Scan Order tables show the order in which the bits are connected. Each bit corresponds to one of the bumps on the SRAM package. The MSB of the register is connected to TDI and the LSB is connected to TDO.

#### Identification (ID) Register

The ID register is loaded with a vendor specific, 32-bit code during the Capture-DR state when the IDCODE command is loaded in the instruction register. The IDCODE is hardwired into the SRAM and can be shifted out when the TAP controller is in the Shift-DR state. The ID register has a vendor code and other information described in the Identification Register Definitions on page 18.

#### **TAP Instruction Set**

#### Overview

Eight different instructions are possible with the three bit instruction register. All combinations are listed in the Identification Codes on page 18. Three of these instructions are listed as RESERVED and should not be used. The other five instructions are described in detail below.

Instructions are loaded into the TAP controller during the Shift-IR state when the instruction register is placed between TDI and TDO. During this state, instructions are shifted through the instruction register through the TDI and TDO balls. To execute



the instruction after it is shifted in, the TAP controller must be moved into the Update-IR state.

#### **IDCODE**

The IDCODE instruction causes a vendor specific, 32-bit code to be loaded into the instruction register. It also places the instruction register between the TDI and TDO balls and allows the IDCODE to be shifted out of the device when the TAP controller enters the Shift-DR state.

The IDCODE instruction is loaded into the instruction register on power up or whenever the TAP controller is given a test logic reset state.

#### SAMPLE Z

The SAMPLE Z instruction causes the boundary scan register to be connected between the TDI and TDO pins when the TAP controller is in a Shift-DR state. The SAMPLE Z command puts the output bus into a High Z state until the next command is given during the "Update IR" state.

#### SAMPLE/PRELOAD

SAMPLE/PRELOAD is a 1149.1 mandatory instruction. When the SAMPLE/PRELOAD instructions are loaded into the instruction register and the TAP controller is in the Capture-DR state, a snapshot of data on the inputs and output pins is captured in the boundary scan register.

The user must be aware that the TAP controller clock can only operate at a frequency up to 20 MHz, while the SRAM clock operates more than an order of magnitude faster. Because there is a large difference in the clock frequencies, it is possible that during the Capture-DR state, an input or output may undergo a transition. The TAP may then try to capture a signal while in transition (metastable state). This does not harm the device, but there is no guarantee as to the value that is captured. Repeatable results may not be possible.

To guarantee that the boundary scan register captures the correct value of a signal, the SRAM signal must be stabilized long enough to meet the TAP controller's capture setup plus hold times ( $t_{CS}$  and  $t_{CH}$ ). The SRAM clock input might not be captured correctly if there is no way in a design to stop (or slow) the clock during a SAMPLE/PRELOAD instruction. If this is an issue, it is still possible to capture all other signals and simply ignore the value of the CK and  $\overline{CK}$  captured in the boundary scan register.

When the data is captured, it is possible to shift out the data by putting the TAP into the Shift-DR state. This places the boundary scan register between the TDI and TDO pins.

PRELOAD allows an initial data pattern to be placed at the latched parallel outputs of the boundary scan register cells prior to the selection of another boundary scan test operation.

The shifting of data for the SAMPLE and PRELOAD phases can occur concurrently when required – that is, while data captured is shifted out, the preloaded data can be shifted in.

#### **BYPASS**

When the BYPASS instruction is loaded in the instruction register and the TAP is placed in a Shift-DR state, the bypass register is placed between the TDI and TDO pins. The advantage of the BYPASS instruction is that it shortens the boundary scan path when multiple devices are connected together on a board.

#### **EXTEST**

The EXTEST instruction enables the preloaded data to be driven out through the system output pins. This instruction also selects the boundary scan register to be connected for serial access between the TDI and TDO in the Shift-DR controller state.

## EXTEST OUTPUT BUS TRI-STATE

IEEE Standard 1149.1 mandates that the TAP controller be able to put the output bus into a tri-state mode.

The boundary scan register has a special bit located at bit #138 (for 209-ball FBGA package). When this scan cell, called the "extest output bus tri-state", is latched into the preload register during the Update-DR state in the TAP controller, it directly controls the state of the output (Q-bus) pins when the EXTEST is entered as the current instruction. When HIGH, it enables the output buffers to drive the output bus. When LOW, this bit places the output bus into a High Z condition.


This bit can be set by entering the SAMPLE/PRELOAD, or EXTEST command and then shifting the desired bit into that cell during the Shift-DR state. During Update-DR, the value loaded into that shift register cell latches into the preload register. When the EXTEST instruction is entered, this bit directly controls the output Q-bus pins. Note that this bit is preset HIGH to enable the output when the device is powered up and also when the TAP controller is in the Test-Logic-Reset" state.

#### Reserved

These instructions are not implemented but are reserved for future use. Do not use these instructions.




# **TAP Controller State Diagram**



The 0/1 next to each state represents the value of TMS at the rising edge of TCK.




# **TAP Controller Block Diagram**



# **TAP Timing**

Figure 3. TAP Timing





# **TAP AC Switching Characteristics**

Over the Operating Range

Parameter [9, 10]	Parameter	Min	Max	Unit
Clock		•		
t <sub>TCYC</sub>	TCK Clock Cycle Time	50	_	ns
t <sub>TF</sub>	TCK Clock Frequency	-	20	MHz
t <sub>TH</sub>	TCK Clock HIGH time	20	_	ns
t <sub>TL</sub>	TCK Clock LOW time	20	_	ns
Output Times		<u>.</u>		
t <sub>TDOV</sub>	TCK Clock LOW to TDO Valid	_	10	ns
t <sub>TDOX</sub>	TCK Clock LOW to TDO Invalid	0	_	ns
Setup Times		•		
t <sub>TMSS</sub>	TMS Setup to TCK Clock Rise	5	_	ns
t <sub>TDIS</sub>	TDI Setup to TCK Clock Rise	5	_	ns
t <sub>CS</sub>	Capture SetUp to TCK Rise	5	_	ns
Hold Times		<u>.</u>		
t <sub>TMSH</sub>	TMS Hold after TCK Clock Rise	5	_	ns
t <sub>TDIH</sub>	TDI Hold after Clock Rise	5	_	ns
t <sub>CH</sub>	Capture Hold after Clock Rise	5	_	ns


<sup>9.</sup>  $t_{CS}$  and  $t_{CH}$  refer to the setup and hold time requirements of latching data from the boundary scan register. 10. Test conditions are specified using the load in TAP AC test Conditions.  $t_R/t_F = 1$  ns.



## 2.5 V TAP AC Test Conditions

Input pulse levels	V <sub>SS</sub> to 2.5 V
Input rise and fall time	1 ns
Input timing reference levels	1.25 V
Output reference levels	1.25 V
Test load termination supply voltage	1.25 V


# 2.5 V TAP AC Output Load Equivalent



## 1.8 V TAP AC Test Conditions

Input pulse levels	0.2 V to $V_{DDQ} - 0.2 V$
Input rise and fall time	1 ns
Input timing reference levels	0.9 V
Output reference levels	0.9 V
Test load termination supply voltage	0.9 V

# 1.8 V TAP AC Output Load Equivalent



# **TAP DC Electrical Characteristics and Operating Conditions**

(0 °C <  $T_A$  < +70 °C;  $V_{DD}$  = 2.5 V ± 0.125 V unless otherwise noted)

Parameter [11]	Description	Description	Conditions	Min	Max	Unit
V <sub>OH1</sub>	Output HIGH Voltage	I <sub>OH</sub> = -1.0 mA	V <sub>DDQ</sub> = 2.5 V	2.0	_	V
V <sub>OH2</sub>	Output HIGH Voltage	I <sub>OH</sub> = -100 μA	V <sub>DDQ</sub> = 2.5 V	2.1	_	V
			$V_{DDQ} = 1.8 V$	1.6	_	V
V <sub>OL1</sub>	Output LOW Voltage	I <sub>OL</sub> = 1.0 mA	V <sub>DDQ</sub> = 2.5 V	_	0.4	V
$V_{OL2}$	Output LOW Voltage	I <sub>OL</sub> = 100 μA	V <sub>DDQ</sub> = 2.5 V	_	0.2	V
			$V_{DDQ} = 1.8 V$	_	0.2	V
V <sub>IH</sub>	Input HIGH Voltage		V <sub>DDQ</sub> = 2.5 V	1.7	$V_{DD} + 0.3$	V
			V <sub>DDQ</sub> = 1.8 V	1.26	V <sub>DD</sub> + 0.3	V
V <sub>IL</sub>	Input LOW Voltage		V <sub>DDQ</sub> = 2.5 V	-0.3	0.7	V
			V <sub>DDQ</sub> = 1.8 V	-0.3	0.36	V
I <sub>X</sub>	Input Load Current	$GND \le V_{IN} \le V_{DDQ}$		-5	5	μA

<sup>11.</sup> All voltages referenced to V<sub>SS</sub> (GND).



# **Identification Register Definitions**

Instruction Field	Bit Configuration CY7C1441AV25 (1 M × 36)	Bit Configuration CY7C1447AV25 (512 K × 72)	Description
Revision Number (31:29)	000	000	Describes the version number.
Device Depth (28:24)	01011	01011	Reserved for internal use.
Architecture and Memory Type (23:18)	000001	000001	Defines memory type and architecture.
Bus Width and Density (17:12)	100111	110111	Defines width and density.
Cypress JEDEC ID Code (11:1)	00000110100	00000110100	Allows unique identification of SRAM vendor.
ID Register Presence Indicator (0)	1	1	Indicates the presence of an ID register.

# **Scan Register Sizes**

Register Name	Bit Size (× 36)	Bit Size (× 72)
Instruction Bypass	3	3
Bypass	1	1
ID	32	32
Boundary Scan Order (165-ball FBGA package)	89	-
Boundary Scan Order (209-ball FBGA package)	-	138

# **Identification Codes**

Instruction	Code	Description
EXTEST	000	Captures I/O ring contents.
IDCODE	001	Loads the ID register with the vendor ID code and places the register between TDI and TDO. This operation does not affect SRAM operations.
SAMPLE Z	010	Captures I/O ring contents. Places the boundary scan register between TDI and TDO. Forces all SRAM output drivers to a High Z state.
RESERVED	011	Do Not Use: This instruction is reserved for future use.
SAMPLE/PRELOAD	100	Captures I/O ring contents. Places the boundary scan register between TDI and TDO. Does not affect SRAM operation.
RESERVED	101	Do Not Use: This instruction is reserved for future use.
RESERVED	110	Do Not Use: This instruction is reserved for future use.
BYPASS	111	Places the bypass register between TDI and TDO. This operation does not affect SRAM operations.



# **Boundary Scan Order**

165-ball FBGA [12, 13]

# CY7C1441AV25 (1 M × 36)

Bit #	Ball ID
1	N6
2	N7
3	N10
4	P11
5	P8
6	R8
7	R9
8	P9
9	P10
10	R10
11	R11
12	H11
13	N11
14	M11
15	L11
16	K11
17	J11
18	M10
19	L10
20	K10
21	J10
22	H9
23	H10
24	G11
25	F11

Bit #	Ball ID
26	E11
27	D11
28	G10
29	F10
30	E10
31	D10
32	C11
33	A11
34	B11
35	A10
36	B10
37	A9
38	В9
39	C10
40	A8
41	B8
42	A7
43	B7
44	B6
45	A6
46	B5
47	A5
48	A4
49	B4
50	В3

Bit#	Ball ID
51	A3
52	A2
53	B2
54	C2
55	B1
56	A1
57	C1
58	D1
59	E1
60	F1
61	G1
62	D2
63	E2
64	F2
65	G2
66	H1
67	H3
68	J1
69	K1
70	L1
71	M1
72	J2
73	K2
74	L2
75	M2

Bit #	Ball ID
76	N1
77	N2
78	P1
79	R1
80	R2
81	P3
82	R3
83	P2
84	R4
85	P4
86	N5
87	P6
88	R6
89	Internal

Notes
12. Balls which are NC (No Connect) are preset LOW.
13. Bit# 89 is preset HIGH.



# **Boundary Scan Order**

209-ball FBGA [14, 15]

# CY7C1447AV25 (512 K × 72)

Bit #	Ball ID
1	W6
2	V6
3	U6
4	W7
5	V7
6	U7
7	T7
8	V8
9	U8
10	T8
11	V9
12	U9
13	P6
14	W11
15	W10
16	V11
17	V10
18	U11
19	U10
20	T11
21	T10
22	R11
23	R10
24	P11
25	P10
26	N11
27	N10
28	M11
29	M10
30	L11
31	L10
32	K11
33	M6
34	L6
35	J6

Bit #	Ball ID
36	F6
37	K8
38	K9
39	K10
40	J11
41	J10
42	H11
43	H10
44	G11
45	G10
46	F11
47	F10
48	E10
49	E11
50	D11
51	D10
52	C11
53	C10
54	B11
55	B10
56	A11
57	A10
58	C9
59	B9
60	A9
61	D7
62	C8
63	B8
64	A8
65	D8
66	C7
67	B7
68	A7
69	D6
70	G6

Bit #	Ball ID
71	H6
72	C6
73	B6
74	A6
75	A5
76	B5
77	C5
78	D5
79	D4
80	C4
81	A4
82	B4
83	C3
84	B3
85	A3
86	A2
87	A1
88	B2
89	B1
90	C2
91	C1
92	D2
93	D1
94	E1
95	E2
96	F2
97	F1
98	G1
99	G2
100	H2
101	H1
102	J2
103	J1
104	K1
105	N6

Bit #	Ball ID
106	K3
107	K4
108	K6
109	K2
110	L2
111	L1
112	M2
113	M1
114	N2
115	N1
116	P2
117	P1
118	R2
119	R1
120	T2
121	T1
122	U2
123	U1
124	V2
125	V1
126	W2
127	W1
128	T6
129	U3
130	V3
131	T4
132	T5
133	U4
134	V4
135	5W
136	5V
137	5U
138	Internal

<sup>14.</sup> Balls which are NC (No Connect) are preset LOW. 15. Bit# 138 is preset HIGH.



## **Maximum Ratings**

Exceeding maximum ratings may impair the useful life of the device. These user guidelines are not tested. Storage Temperature ......-65 °C to +150 °C Ambient Temperature with Power Applied ...... –55 °C to +125 °C Supply Voltage on  $V_{DD}$  Relative to GND .....-0.3 V to +3.6 V Supply Voltage on  $V_{DDQ}$  Relative to GND .... -0.3 V to  $+V_{DD}$ DC Voltage Applied to Outputs in Tri-State ......-0.5 V to V<sub>DDQ</sub> + 0.5 V

DC Input Voltage0	0.5 V to V <sub>DD</sub> + 0.5 V
Current into Outputs (LOW)	20 mA
Static Discharge Voltage (per MIL-STD-883, Method 3015)	> 2001 V
Latch Up Current	> 200 mA

## **Operating Range**

Range	Ambient Temperature	V <sub>DD</sub>	$V_{\mathrm{DDQ}}$
Industrial	–40 °C to +85 °C	2.5 V <u>+</u> 5%	1.7 V to V <sub>DD</sub>

## **Electrical Characteristics**

Over the Operating Range

Parameter [16, 17]	Description	Test Conditions		Min	Max	Unit
$V_{DD}$	Power Supply Voltage			2.375	2.625	V
$V_{\mathrm{DDQ}}$	I/O Supply Voltage	for 2.5 V I/O		2.375	2.625	V
		for 1.8 V I/O		1.7	1.9	V
V <sub>OH</sub>	Output HIGH Voltage	for 2.5 V I/O, I <sub>OH</sub> = -1.0 mA		2.0	_	V
		for 1.8 V I/O, I <sub>OH</sub> = –100 μA		1.6	_	V
V <sub>OL</sub>	Output LOW Voltage	for 2.5 V I/O, I <sub>OL</sub> = 1.0 mA		_	0.4	V
		for 1.8 V I/O, I <sub>OL</sub> = 100 μA		_	0.2	V
V <sub>IH</sub>	Input HIGH Voltage [16]	for 2.5 V I/O		1.7	V <sub>DD</sub> + 0.3 V	V
		for 1.8 V I/O		1.26	V <sub>DD</sub> + 0.3 V	V
V <sub>IL</sub>	Input LOW Voltage [16]	for 2.5 V I/O		-0.3	0.7	V
		for 1.8 V I/O		-0.3	0.36	V
I <sub>X</sub>	Input Leakage Current except ZZ and MODE	$GND \leq V_I \leq V_DDQ$		<b>–</b> 5	5	μΑ
	Input Current of MODE	Input = V <sub>SS</sub>		-30	_	μΑ
		Input = V <sub>DD</sub>		-	5	μΑ
	Input Current of ZZ	Input = V <sub>SS</sub>		-5	_	μΑ
		Input = V <sub>DD</sub>		_	30	μΑ
I <sub>OZ</sub>	Output Leakage Current	$GND \le V_I \le V_{DDQ}$ , Output Disable	ed	<b>-</b> 5	5	μΑ
I <sub>DD</sub>	V <sub>DD</sub> Operating Supply Current	$V_{DD}$ = Max, $I_{OUT}$ = 0 mA, f = $f_{MAX}$ = 1/ $f_{CYC}$	7.5 ns cycle, 133 MHz	-	270	mA
I <sub>SB1</sub>	Automatic CE Power Down Current – TTL Inputs	$\begin{aligned} &\text{Max V}_{DD}, \text{ Device Deselected,} \\ &\text{V}_{IN} \geq \text{V}_{IH} \text{ or V}_{IN} \leq \text{V}_{IL}, \text{ f = f}_{MAX}, \\ &\text{Inputs Switching} \end{aligned}$	7.5 ns cycle, 133 MHz	-	150	mA
I <sub>SB2</sub>	Automatic CE Power Down Current – CMOS Inputs	$\begin{array}{l} \text{Max V}_{DD}, \text{ Device Deselected,} \\ \text{V}_{IN} \geq \text{V}_{DD} - 0.3 \text{ V or V}_{IN} \leq 0.3 \text{ V,} \\ \text{f} = 0, \text{ Inputs Static} \end{array}$	7.5 ns cycle, 133 MHz	_	120	mA
I <sub>SB3</sub>	Automatic CE Power Down Current – CMOS Inputs	$\begin{array}{l} \text{Max V}_{DD}, \text{Device Deselected,} \\ \text{V}_{\text{IN}} \! \geq \! \text{V}_{DDQ} \! - \! 0.3  \text{V or V}_{\text{IN}} \! \leq \! 0.3  \text{V,} \\ \text{f} = \text{f}_{\text{MAX}}, \text{Inputs Switching} \end{array}$	7.5 ns cycle, 133 MHz	-	150	mA
I <sub>SB4</sub>	Automatic CE Power Down Current – TTL Inputs	$\begin{array}{l} \text{Max V}_{DD}, \text{ Device Deselected}, \\ \text{V}_{IN} \geq \text{V}_{DD} - 0.3 \text{ V or V}_{IN} \leq 0.3 \text{ V}, \\ \text{f} = 0, \text{ Inputs Static} \end{array}$	7.5 ns cycle, 133 MHz	_	135	mA

<sup>16.</sup> Overshoot:  $V_{IL(AC)} < V_{DD}$  +1.5 V (Pulse width less than  $t_{CYC}/2$ ), undershoot:  $V_{IL(AC)} > -2$  V (Pulse width less than  $t_{CYC}/2$ ). 17.  $T_{Power-up}$ : Assumes a linear ramp from V to  $V_{DD(min)}$  within 200 ms. During this time  $V_{IH} < V_{DD}$  and  $V_{DDQ} \le V_{DD}$ .



# Capacitance


Parameter [18]	Description	Test Conditions	165-ball FBGA Max	209-ball FBGA Max	Unit
C <sub>IN</sub>	Input capacitance	$T_A = 25 ^{\circ}\text{C}$ , $f = 1 \text{MHz}$ , $V_{DD} = 3.3 \text{V}$ ,	7	5	pF
C <sub>CLK</sub>	Clock input capacitance	V <sub>DDQ</sub> = 2.5 V	7	5	pF
C <sub>I/O</sub>	Input/Output capacitance		6	7	pF

## **Thermal Resistance**

Parameter [18]	Description	Test Conditions	165-ballFBGA Package	209-ballFBGA Package	Unit
$\Theta_{JA}$		Test conditions follow standard test methods and procedures for measuring		25.31	°C/W
$\Theta_{\sf JC}$	Thermal resistance (junction to case)	thermal impedance, per EIA/JESD51.	3.2	4.48	°C/W

## **AC Test Loads and Waveforms**

Figure 4. AC Test Loads and Waveforms



#### Note

<sup>18.</sup> Tested initially and after any design or process change that may affect these parameters.



# **Switching Characteristics**

Over the Operating Range

Parameter [19, 20]	De a colortia co	-1	-133	
raiailletei	Description	Min	Max	Unit
t <sub>POWER</sub>	V <sub>DD</sub> (typical) to the first access <sup>[21]</sup>	1	_	ms
Clock		<u>.</u>		•
t <sub>CYC</sub>	Clock cycle time	7.5	_	ns
t <sub>CH</sub>	Clock HIGH	2.5	_	ns
t <sub>CL</sub>	Clock LOW	2.5	_	ns
Output Times				
t <sub>CDV</sub>	Data output valid after CLK rise	-	6.5	ns
t <sub>DOH</sub>	Data output hold after CLK rise	2.5	_	ns
t <sub>CLZ</sub>	Clock to low Z [22, 23, 24]	2.5	_	ns
t <sub>CHZ</sub>	Clock to high Z [22, 23, 24]	-	3.8	ns
t <sub>OEV</sub>	OE LOW to output valid	_	3.0	ns
t <sub>OELZ</sub>	OE LOW to output low Z [22, 23, 24]	0	_	ns
t <sub>OEHZ</sub>	OE HIGH to output high Z [22, 23, 24]	-	3.0	ns
Setup Times		-		
t <sub>AS</sub>	Address setup before CLK rise	1.5	_	ns
t <sub>ADS</sub>	ADSP, ADSC setup before CLK rise	1.5	_	ns
t <sub>ADVS</sub>	ADV setup before CLK rise	1.5	_	ns
t <sub>WES</sub>	GW, BWE, BW <sub>X</sub> setup before CLK rise	1.5	_	ns
t <sub>DS</sub>	Data input setup before CLK rise	1.5	_	ns
t <sub>CES</sub>	Chip enable setup	1.5	_	ns
Hold Times				
t <sub>AH</sub>	Address hold after CLK rise	0.5	_	ns
t <sub>ADH</sub>	ADSP, ADSC hold after CLK rise	0.5	_	ns
t <sub>WEH</sub>	GW, BWE, BW <sub>X</sub> hold after CLK rise	0.5	_	ns
t <sub>ADVH</sub>	ADV hold after CLK rise	0.5	_	ns
t <sub>DH</sub>	Data input hold after CLK rise	0.5	_	ns
t <sub>CEH</sub>	Chip enable hold after CLK rise	0.5	_	ns

- 19. Timing reference level is 1.25 V when V<sub>DDQ</sub> = 2.5 V and 0.9 V when V<sub>DDQ</sub> = 1.8 V.
  20. Test conditions shown in (a) of Figure 4 on page 22 unless otherwise noted.
  21. This part has a voltage regulator internally; t<sub>POWER</sub> is the time that the power needs to be supplied above V<sub>DD(minimum)</sub> initially, before a read or write operation can be initiated.
- 22. t<sub>CHZ</sub>, t<sub>CLZ</sub>, t<sub>OELZ</sub>, and t<sub>OEHZ</sub> are specified with AC test conditions shown in part (b) of Figure 4 on page 22. Transition is measured ±200 mV from steady-state voltage.


  23. At any given voltage and temperature, t<sub>OEHZ</sub> is less than t<sub>OELZ</sub> and t<sub>CHZ</sub> is less than t<sub>CLZ</sub> to eliminate bus contention between SRAMs when sharing the same data bus. These specifications do not imply a bus contention condition, but reflect parameters guaranteed over worst case user conditions. Device is designed to achieve High Z prior to Low Z under the same system conditions.

  24. This parameter is sampled and not 100% tested.



# **Timing Diagrams**

Figure 5. Read Cycle Timing [25]




Note

25. In this diagram, when  $\overline{\text{CE}}$  is LOW:  $\overline{\text{CE}}_1$  is LOW,  $\overline{\text{CE}}_2$  is HIGH, and  $\overline{\text{CE}}_3$  is LOW. When  $\overline{\text{CE}}$  is HIGH:  $\overline{\text{CE}}_1$  is HIGH or  $\overline{\text{CE}}_2$  is LOW or  $\overline{\text{CE}}_3$  is HIGH.



## Timing Diagrams (continued)

Figure 6. Write Cycle Timing [26, 27]




#### Notes

26. In this diagram, when  $\overline{CE}$  is LOW:  $\overline{CE}_1$  is LOW,  $\overline{CE}_2$  is HIGH, and  $\overline{CE}_3$  is LOW. When  $\overline{CE}$  is HIGH:  $\overline{CE}_1$  is HIGH or  $\overline{CE}_2$  is LOW or  $\overline{CE}_3$  is HIGH. 27. Full width write is initiated by either  $\overline{GW}$  LOW; or by  $\overline{GW}$  HIGH,  $\overline{BWE}$  LOW, and  $\overline{BW}_X$  LOW.



## Timing Diagrams (continued)

Figure 7. Read/Write Cycle Timing  $^{[28,\ 29,\ 30]}$ 




<sup>28.</sup> In this diagram, when  $\overline{CE}$  is LOW:  $\overline{CE}_1$  is LOW,  $\overline{CE}_2$  is HIGH, and  $\overline{CE}_3$  is LOW. When  $\overline{CE}$  is HIGH:  $\overline{CE}_1$  is HIGH or  $\overline{CE}_2$  is LOW or  $\overline{CE}_3$  is HIGH. 29. The data bus (Q) remains in high Z following a WRITE cycle, unless a new read access is initiated by ADSP or ADSC 30. GW is HIGH.



# Timing Diagrams (continued)

Figure 8. ZZ Mode Timing  $^{[31,\ 32]}$ 



# Notes

<sup>31.</sup> Device must be deselected when entering ZZ mode. See Truth Table on page 10 for all possible signal conditions to deselect the device. 32. DQs are in high Z when exiting ZZ sleep mode.




# **Ordering Information**

Not all of the speed, package, and temperature ranges are available. Contact your local sales representative or visit www.cypress.com for actual products offered.

Speed (MHz)	Ordering Code	Package Diagram	Part and Package Type	Operating Range
133	CY7C1441AV25-133BZXI	51-85165	165-ball FBGA (15 × 17 × 1.4 mm) Pb-free	Industrial
	CY7C1447AV25-133BGI	51-85167	209-ball FBGA (14 × 22 × 1.76 mm)	

## **Ordering Code Definitions**







# **Package Diagrams**

Figure 9. 165-ball FBGA (15 × 17 × 1.40 mm) (0.45 Ball Diameter) Package Outline, 51-85165

NOTES: SOLDER PAD TYPE: SOLDER MASK DEFINED (SMD) PACKAGE WEIGHT: 0.60g JEDEC REFERENCE: MD-216 / ISSUE E PACKAGE CODES: BBOAA / BWOAG






51-85165 \*D



## Package Diagrams (continued)

Figure 10. 209-ball FBGA (14 × 22 × 1.76 mm) BB209A Package Outline, 51-85167



51-85167 \*C



# **Acronyms**

Acronym	Description
CE	chip enable
CMOS	complementary metal oxide semiconductor
EIA	electronic industries alliance
FBGA	fine-pitch ball grid array
I/O	input/output
JEDEC	joint electron devices engineering council
JTAG	joint test action group
ŌĒ	output enable
SRAM	static random access memory
TAP	test access port
TCK	test clock
TDI	test data-in
TDO	test data-out
TMS	test mode select
TTL	transistor-transistor logic

# **Document Conventions**

## **Units of Measure**

Symbol	Unit of Measure			
°C	degree Celsius			
MHz	megahertz			
μΑ	microampere			
mA	milliampere			
mm	millimeter			
ms	millisecond			
mV	millivolt			
ns	nanosecond			
Ω	ohm			
%	percent			
pF	picofarad			
V	volt			
W	watt			



# **Document History Page**

Rev.	ECN No.	Issue Date	Orig. of Change	Description of Change
**	3534404	02/28/2012	GOPA	New data sheet.
*A	3606230	05/02/2012	PRIT / GOPA	Updated Features (Included CY7C1441AV25 related information). Updated Functional Description (Included CY7C1441AV25 related information). Included Logic Block Diagram – CY7C1441AV25. Updated Pin Configurations (Included CY7C1441AV25 related information, included 165-ball FBGA package related information). Updated Functional Overview (Included CY7C1441AV25 related information) Updated Truth Table (Included CY7C1441AV25 related information). Added Partial Truth Table for Read/Write (Corresponding to CY7C1441AV25) Updated IEEE 1149.1 Serial Boundary Scan (JTAG) (Included CY7C1441AV25 related information). Updated Identification Register Definitions (Included CY7C1441AV25 related information). Updated Scan Register Sizes (Included 165-ball FBGA package related information, added Bit Size (× 36) column). Added Boundary Scan Order (Corresponding to CY7C1441AV25). Updated Capacitance (Included 165-ball FBGA package related information) Updated Thermal Resistance (Included 165-ball FBGA package related information). Updated Ordering Information (Updated part numbers). Updated Package Diagrams (Included 165-ball FBGA package related information (spec 51-85165)).
*B	3925180	03/07/2013	PRIT	Updated Package Diagrams: spec 51-85167 – Changed revision from *B to *C.



## Sales, Solutions, and Legal Information

### **Worldwide Sales and Design Support**

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

#### **Products**

Automotive
Clocks & Buffers
Interface

Lighting & Power Control

Memory
Optical & Image Sensing
PSoC
Touch Sensing
USB Controllers

Wireless/RF

cypress.com/go/automotive cypress.com/go/clocks cypress.com/go/interface cypress.com/go/powerpsoc cypress.com/go/plc

> cypress.com/go/memory cypress.com/go/image cypress.com/go/psoc cypress.com/go/touch cypress.com/go/USB cypress.com/go/wireless

### **PSoC Solutions**

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 5

© Cypress Semiconductor Corporation, 2012-2013. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document Number: 001-75380 Rev. \*B