Low Voltage/Low Power CMOS 16-bit Microcontrollers TMP93CM40F/TMP93CM41F

1. Outline and Device Characteristics

TMP93CM40/M41 are high-speed advanced 16-bit microcontrollers developed for controlling medium to large-scale equipment. The TMP93CM41 does not have a ROM, the TMP96CM40 has a built-in ROM. Otherwise, the devices function in the same way.

TMP93CM40F/TMP93CM41F are housed in 100-pin mini flat package. Device characteristics are as follows:

- (1) Original 16-bit CPU (900L CPU)
- TLCS-90 instruction mnemonic upward compatible.
- 16M-byte linear address space
- General-purpose registers and register bank system
- 16-bit multiplication/division and bit transfer/arithmetic instructions
- High-speed micro DMA
 - 4 channels (1.6 μs/2 bytes at 20MHz)
- (2) Minimum instruction execution time
 - 200ns at 20MHz
- (3) Internal RAM: 2K byte Internal ROM:

TMP93CM40	32K-byte ROM	
TMP93CM41	None	

- (4) External memory expansion
- Can be expanded up to 16M bytes (for both programs and data).
- AM8/16 pin (select the external data bus width).
- Can mix 8- and 16-bit external data buses.
 - ... Dynamic data bus sizing
- (5) 8-bit timer: 2 channels
- (6) 8-bit PWM timer: 2 channels
- (7) 16-bit timer: 2 channels
- (8) Pattern generator: 4 bits, 2 channels
- (9) Serial interface: 2 channels
- (10) 10-bit A/D converter: 4 channels
- (11) Watchdog timer
- (12) Chip select/wait controller: 3 blocks
- (13) Interrupt functions
- 2 CPU interrupts... ... SWI instruction, and Illegal instruction
- 14 internal interrupts
 6 external interrupts
 7-level priority can be set.
- (14) I/O ports:
 - 79 pins for TMP93CM40 and 61 pins for TMP93CM41
- (15) Standby function: 4 halt modes (RUN, IDLE2, IDLE1, STOP)
- (16) Clock Gear Function
- High-frequency clock can be changed fc to fc/16
- Dual clock operation
- (17) Wide Operating Voltage
- $V_{CC} = 2.7 \text{ to } 5.5 \text{V}$

The information contained here is subject to change without notice.

The information contained herein is presented only as guide for the applications of our products. No responsibility is assumed by TOSHIBA for any infringements of patents or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of TOSHIBA or others. These TOSHIBA products are intended for usage in general electronic equipments (office equipment, communication equipment, measuring equipment, domestic electrification, etc.) Please make sure that you consult with us before you use these TOSHIBA products in equipments which require high quality and/or reliability, and in equipments which could have major impact to the welfare of human life (atomic energy control, spaceship, traffic signal, combustion control, all types of safety devices, etc.). TOSHIBA cannot accept liability to any damage which may occur in case these TOSHIBA products were used in the mentioned equipments without prior consultation with TOSHIBA.




Figure 1. TMP93CM40/TMP93CM41 Block Diagram


3

2. Pin Assignment and Functions

The assignment of input/output pins for TMP93CM40/TMP93CM41, their name and outline functions are described below.

2.1 Pin Assignment

Figure 2.1 shows pin assignment of TMP93CM40F/TMP93CM41F.



AM8/ $\overline{16}$ =0), or to AD0 to AD7, A8 to A15 (the case of AM8/ $\overline{16}$ =1); P30 to \overline{RD} ; and P31 to \overline{WR} .

Figure 2.1. Pin Assignment (100-pin MFP)

2.2 Pin Names and Functions

The names of input/output pins and their functions are described below.

Table 2.2. Pin Names and Functions

Pin Name	Number of Pins	1/0	Functions
P00 to P07 AD0 to AD7	8	I/O Tri-state	Port 0: I/O port that allows I/O to be selected on a bit basis Address / data (lower): 0 to 7 for address / data bus
P10 to P17 AD8 to AD15 A8 to A15	8	I/O Tri-state Output	Port 1: I/O port that allows I/O to be selected on a bit basis Address data (upper): 8 to 15 for address / data bus Address: 8 to 15 for address bus
P20 to P27 A0 to A7 A16 to A23	8	I/O Output Output	Port 2: I/O port that allows selection of I/O on a bit basis (with pull-down resistor) Address: 0 to 7 for address bus Address: 16 to 23 for address bus
P30 RD	1	Output Output	Port 30: Output port Read: Strobe signal for reading external memory
P31 WR	1	Output Output	Port 31: Output port Write: Strobe signal for writing data on pins ADO to7
P32 HWR	1	I/O Output	Port 32: I/O port (with pull-up resistor) High write: Strobe signal for writing data on pins AD8 to 15
P33 WAIT	1	I/O Input	Port 33: I/O port (with pull-up resistor) Wait: Pin used to request CPU bus wait
P34 BUSRQ	1	I/O Input	Port 34: I/O port (with pull-up resistor) Bus request: Signal used to request high impedance for AD0 to 15, A0 to 23, RD, WR, HWR, R/W, RAS, CSO, CS1, and CS2 pins. (For external DMAC)
P35 BUSAK	1	I/O Output	Port 35: I/O (with pull-up resistor) Bus acknowledge: Signal indicating that ADO to 15, AO to 23, RD, WR, HWR, R/W, RAS, CSO, CS1, and CS2 pins are at high impedance after receiving BUSRQ. (For external DMAC)
P36 R/W	1	I/O Output	Port 36: I/O port (with pull-up resistor) Read/write: 1 represents read or dummy cycle; 0, write cycle.
P37 RAS	1	I/O Output	Port 37: I/O port (with pull-up resistor) Row address strobe: Outputs RAS strobe for DRAM.
P40 CS0 CAS0	1	I/O Output Output	Port 40: I/O port (with pull-up resistor) Chip select 0: Outputs 0 when address is within specified address area. Column address strobe 0: Outputs CAS strobe for DRAM when address is within specified address area.

Note: With the external DMA controller, this device's built-in memory or built-in I/O cannot be accessed using the BUSRQ and BUSAK pins.

Pin Name	Number of Pins	1/0	Functions
P41 CS1 CAS1	1	I/O Output Output	Port 41: I/O port (with pull-up resistor) Chip select 1: Outputs 0 if address is within specified address area. Column address strobe 1: Outputs CAS strobe for DRAM if address is within specified address area.
P42 CS2 CAS2	1	I/O Output Output	Port 42: I/O port (with pull-up resistor) Chip select 2: Outputs 0 if address is within specified address area. Column address strobe 2: Outputs CAS strobe for DRAM if address is within specified address area.
P50 to P53 AN0 to AN3	4	Input Input	Port 5: Input port Analog input: Input to A/D converter
VREF	1	Input	Pin for reference voltage input to A/D converter
AGND	1	Input	Ground pin for A/D converter
P60 to P63 PG00 to PG03	4	I/O Output	Ports 60 to 63: I/O ports that allow selection of I/O on a bit basis (with pull-up resistor) Pattern generator ports: 00 to 03
P64 to P67 PG10 to PG13	4	I/O Output	Ports 64 to 67: I/O ports that allow selection of I/O on a bit basis (with pull-up resistor) Pattern generator ports: 10 to 13
P70 TI0	1	I/O Input	Port 70: I/O port (with pull-up resistor) Timer input 0: Timer 0 input
P71 T01	1	I/O Output	Port 71: I/O port (with pull-up resistor) Timer output 1: Timer 0 or 1 output
P72 T02	1	I/O Output	Port 72: I/O port (with pull-up resistor) PWM output 2: 8-bit PWM timer 2 output
P73 T03	1	I/O Output	Port 73: I/O port (with pull-up resistor) PWM output 3: 8-bit PWM timer 3 output
P80 TI4 INT4	1	I/O Input Input	Port 80: I/O port (with pull-up resistor) Timer input 4: Timer 4 count/capture trigger signal input Interrupt request pin 4: Interrupt request pin with programmable rising/falling edge
P81 TI5 INT5	1	I/O Input Input	Port 81: I/O port (with pull-up resistor) Timer input 5: Timer 4 count/capture trigger signal input Interrupt request pin 5: Interrupt request pin with rising edge
P82 T04	1	I/O Output	Port 82: I/O port (with pull-up resistor) Timer output 4: Timer 4 output pin
P83 T05	1	I/O Output	Port 83: I/O port (with pull-up resistor) Timer output 5: Timer 4 output pin

Pin Name	Number of Pins	1/0	Functions
P84 TI6 INT6	1	I/O Input Input	Port 84: I/O port (with pull-up resistor) Timer input 6: Timer 5 count/capture trigger signal input Interrupt request pin 6: Interrupt request pin with programmable rising/falling edge
P85 TI7 INT7	1	I/O Input Input	Port 85: I/O port (with pull-up resistor) Timer input 7: Timer 5 count/capture trigger signal input Interrupt request pin 7: Interrupt request pin with rising edge
P86 T06	1	I/O Output	Port 86: I/O port (with pull-up resistor) Timer output 6: Timer 5 output pin
P87 INT0	1	I/O Input	Port 87: I/O port (with pull-up resistor) Interrupt request pin 0: Interrupt request pin with programmable level/rising edge
P90 TXD0	1	I/O Output	Port 90: I/O port (with pull-up resistor) Serial send data 0
P91 RXD0	1	I/O Input	Port 91: I/O port (with pull-up resistor) Serial receive data 0
P92 CTS0 SCKL0	1	I/O Input I/O	Port 92: I/O port (with pull-up resistor) Serial data send enable 0 (Clear to Send) Serial Clock I/O
P93 TXD1	1	I/O Output	Port 93: I/O port (with pull-up resistor) Serial send data 1
P94 RXD1	1	I/O Input	Port 94: I/O port (with pull-up resistor) Serial receive data 1
P95 SCLK1	1	I/0 I/0	Port 95: I/O port (with pull-up resistor) Serial clock I/O 1
PA7 SCOUT	1	I/O Output	Port A7: I/O port System clock output: Outputs system clock or 1/2 oscillation clock for synchronizing to external circuit.
WDTOUT	1	Output	Watchdog timer output pin
NMI	1	Input	Non-maskable interrupt request pin: Interrupt request pin with falling edge. Can also be operated at rising edge by program.
CLK	1	Output	Clock output: Outputs
ĒĀ	1	Input	External access: "0" should be input with TMP93CM41 "1" should be input with TMP96CM40.
AM8/ 16	1	Input	Address mode: Selects external data bus width For TMP93CM40: "1" should be input. The data bus width for external access is set by Chip Select/WAIT Control register, Port 1 Control register. For TMP93CM41: "0" should be input with fixed 16bit bus width or 16bit bus interlarded with 8bit bus. "1" should be input with fixed 8bit bus width.
ALE	1	Output	Address latch enable. Can be set Output disable for reducing noise.
RESET	1	Input	Reset: Initializes LSI. (With pull-up resistor)
X1/X2	2	1/0	Oscillator connecting pin
XT1 P96	1	Input I/O	Low Frequency Oscillator connecting pin Port 96: I/O port (Open Drain Output)
XT2 P97	1	Output I/O	Low Frequency Oscillator connecting pin Port 97: I/O port (Open Drain Output)
TEST1/TEST2	2	Output Input	TEST1 Should be connected with TEST2 pin
VCC	3		Power supply pin
VSS	3		GND pin (0V)
AVCC	1		Power supply pin for A/D converter
AVSS	1		GND pin for A/D converter (0V)

Note: Pull-up/pull-down resistor can be released from the pin by software.

3. Operation

This section describes in blocks the functions and basic operations of TMP93CM40A/M41A devices.

Check the [7. Care Points and Restriction] because the Care Points, etc., are described.

3.1 CPU

TMP93CM40A/M41A devices have a built-in high-performance 16-bit CPU (900L CPU). (For CPU operation, see TLCS-900 CPU in the previous section).

This section describes CPU functions unique to TMP 93CM40/M41 that are not described in the previous section.

3.1.1 Reset

To reset the TMP93CM40, the RESET input must be kept at 0 for at least 160 system clocks (160 states: 16µs at 20MHz) within an operating voltage range and with a stable oscillation.

When reset is accepted, the CPU sets as follows:

• Program counter (PC) to 8000H.

PC (7:0) \rightarrow stored data to 8000H PC (15:8) \rightarrow stored data to 8001H PC (23:16) \rightarrow stored data to 8002H

Note: Reset Vector address is different with each product. Set PC (23:16) to "00H" and locate Reset Vector within 64K-byte area for TMP93CM40/M41.

- Stack pointer (XSP) for system mode to 100H.
- IFF2 to 0 bits of status register to 111. (Sets mask register to interrupt level 7.)
- MAX bit of status register to 0. (Sets to minimum mode.)
- Bits RFP2 to 0 of status register to 000. (Sets register banks to 0.)

When reset is released, instruction execution starts from PC (reset vector). CPU internal registers other than the above are not changed.


When reset is accepted, processing for built-in I/Os, ports, and other pins is as follows:

- Initializes built-in I/O registers as per specifications.
- Sets port pins (including pins also used as built-in I/Os) to general-purpose input/output port mode.
- Sets the WDTOUT pin to 0. (Watchdog timer is set to enable after reset.)
- Pulls up the CLK pin to 1.
- Sets the ALE pin to 0 (TMP93CM41), to High Impedance (Hz) (TMP93CM40).

Note: By resetting, register in the CPU except program counter (PC), status register (SR) and stack pointer (XSP) and the data in internal RAM are not changed.

3.2 Memory Map

Figure 3.2 is a memory map of the TMP93CM40/M41.



Note: Resetting sets the stack pointer (XSP) to 100H.

The 256 Byte Area from FFFF00H to FFFFFFH can not be used.

Figure 3.2. Memory Map

3.3 Dual Clock Standby Function


Dual Clock, Standby Control Circuits consist of (1) System Clock Controller, (2) Prescaler Clock Controller, and (3) Standby Controller.

The Oscillator operation mode is classified to (a) Single


Clock mode (only X1, X2 pin), and (b) Dual Clock mode (X1, X2, XT1, XT2 pin).

Figure 3.3.1 shows a transition figure. Figure 3.3.2 shows the block diagram.

Figure 3.3.3 shows I/O registers.



(a) Signal Clock mode transition figure



(b) Dual Clock mode transition figure

Figure 3.3.1 (1/2). Transition Figure

The Clock Frequency input from X1, X2 pin is called fc, and the Clock Frequency input from XT1, XT2 pin is called fs. The clock frequency selected by SYSCR1 <SYSCK> is called

system clock $f_{FPH}.$ The divided clock of f_{FPH} is called system clock $f_{SYS},$ and the 1 cycle of f_{SYS} is called 1 state.

(Operating Mode	Oscil High Frequency (fc)	Low Frequency (fs)	CPU	internal I/O	System clock fsys
s k	RESET			reset	reset	fc/32
0 0	NORMAL			operate	oporato	
_	RUN	oscillation	ston		operate	programmable (fc/ ₂ , fc/ ₄ , fc/ ₈ ,
ρ ——	IDLE2		stop	stop	stop only A/D	fc/16, fc/32)
	IDLE1				stop	
S	STOP	stop			3100	
	RESET	oscillation	stop	reset	reset	fc/ ₃₂
c k	NORMAL	Oscillation	programmable	operate	operate	programmable (fc/ ₂ , fc/ ₄ , fc/ ₈ , fc/ ₁₆ , fc/ ₃₂)
CI o	SLOW	programmable	oscillation	operate	operate	fs/2
_	RUN	Oscillator using a				programmable
пa	IDLE2	clock : oscillation Other oscillator :		stop	stop only A/D	(fc/2, fc/4, fc/8,
۵	IDLE1				stop	fc/ ₁₆ , fc/ ₃₂ , fs/ ₂)
	STOP	ste	ор		3.55	_

Figure 3.3.1 (2/2). Internal Operation and System Clock




Figure 3.3.2. Block Diagram of Dual Clock, Standby Circuits

SYSCR0		7	6	5	4	3	2	1	0
(006EH)	bit Symbol	XEN	XTEN	RXEN	RXTEN	RSYSCK	WUEF	PRCK1	PRCK0
	Read / Write				R/\	N			
	After reset	1	0	1	0	0	0	0	0
	Function	High Frequency oscillator (fc) 0 : stop 1 : oscillation	Low Frequency oscillator (fs) 0: stop 1: oscillation	High Frequency oscillator (fc) after released STOP mode 0: stop 1: oscillation	Low Frequency oscillator (fs) after released STOP mode 0: stop 1: oscillation	slect clock after released STOP mode 0 : fc 1 : fs	Warming Up Timer Owrite: don't care 1 write: start timer Oread: end warming up 1 read: not end warming up	select prescale 00 : f _{FPH} 01 : fs 10 : fc/16 11 : (reserve	
SYSCR1		7	6	5	4	3	2	1	0
(006FH)	bit Symbol					SYSCK	GEAR2	GEAR1	GEAR0
	Read / Write		R/W						
	After reset					0	1	0	0
	Function					select system clock 0 : fc 1 : fs	select gear value of high frequency (000 : fc 001 : fc/2 010 : fc/8 100 : fc/16 101 : (reserved) 111 : (reserved)		quency (fc)
WDMOD		7	6	5	4	3	2	1	0
(005CH)	bit Symbol	WDTE	WDTP1	WDTP0	WARM	HALTM0	HALTM0	RESCR	DRVE
	Read / Write				R/	W			
	After reset	1	0	0	0	0	0	0	0
	Function	WDT control 1 : enable	WDT Detection 00: 2 ¹⁵ /f _{sys} 01: 2 ¹⁷ /f _{sys} 10: 2 ¹⁹ /f _{sys} 11: 2 ²¹ /f _{sys}	on Time	Warming Up Timer 0: 2 ¹⁴ / inputted frequency 1: 2 ¹⁶ / inputted frequency	Standby mode 00 : RUN mod 01 : STOP mod 10 : IDLE1 mod 11 : IDLE2 mod	de ode ode	1 : Connects WDT output to RESET pin internally.	1 : Drives pin even in STOP mode

Figure 3.3.3. I/O Register About Dual Clock, Standby

(1) System Clock Controller


The system clock controller generates system clock (f_{SYS}) for CPU core and internal I/O. It contains two oscillation circuits and clock gear circuit for high frequency (fc). The register SYSCR1 <SYSCK> changes system clock to either fc or fs, SYSCR0 <XEN>, <XTEN> controls enable/disable each oscillator, SYSCR1 <GEAR 2:0> changes high frequency clock gear either 1, 2, 4, 8 or 16 (fc, fc/2, fc/4, fc/8 or fc/16), these functions can reduce the power consumption. The system clock (f_{SYS}) is set to fc/32 (fc/16 x 1/2)

because of <XEN> = "1", <XEN> = "0", <SYSCK> = "0", <GEAR 2: 0> = "100" by resetting.

For example, f_{SYS} is set to 0.5MHz by resetting 16MHz oscillator is connected to X1, X2 pins.

The high frequency (fc) and low frequency (fs) clocks can be easily obtained by connecting a resonator to the X1/X2, XT1/XT2 pins, respectively. Clock input from an external oscillator is also possible.

The XT1, XT2 pins have also Port 96, 97 function. Therefore, single clock mode, the XT1, XT2 pins can be used as I/O port pins.






Figure 3.3.4. Examples of Resonator Connection

* Accurate Adjustment of the Oscillation Frequency

The CLK pin outputs 1/2 clock frequency ($f_{\rm SYS}/2$) to monitor the oscillation clock.

With a system requiring adjustment of the oscillation frequency, the adjusting program must be created beforehand.

* Clock modes and Warming-up time

When the resonator is connected to X1, X2, or XT1, XT2 pin, the warming-up timer is used to change the operation frequency after getting stabilized oscillation. The warming up time can be selected by WDMOD <WARM>.

This starting and ending of warming up timer are performed like the following example 1, 2 by program.

- Note 1: The warming up timer is also used as a watchdog timer. So, when it is used as a warming up timer, the watchdog timer must be disabled.
- Note 2: When using the oscillator (not resonator) with stabilized oscillation, a warming up timer is not needed.
- Note 3: The warming up timer is operated by an oscillation clock. Therefore, warming up time has an error.

Table 3.3.1 Warming Up Time


Warming Up Time WDMOD <warm></warm>	Change to NORMAL	Change toSLOW	
0 (2 ¹⁴ /frequency)	1.024 (ms)	500 (ms)	a
1 (2 ¹⁶ /frequency)	4.096 (ms)	2000 (ms)	

at fc = 16 MHz, fs = 32.768 kHz

Setting Example 1

The case of changing from High Frequency (fc) to Low Frequency (fs).

```
SYSCR0
            EQU
                    006EH
                   006FH
SYSCR1
            EQU
WDCR
            EQU
                   005DH
WDMOD
            EQU
                   005CH
            LD
                    (WDCR), B1H
                                             Disables Watchdog Timer.
            RES
                    7, (WDMOD)
                                         ; Sets Warming Up Time to 2^{16}/fs.
                    4, (WDMOD)
                                        ; Enables Low Frequency Oscillation
            SET
                    6, (SYSCR0)
            SET
                    2, (SYSCR0)
                                         ; Clears and starts Warming Up Timer.
WUP:
            BIT
                    2, (SYSCR0)
                                             Detects End of Warming Up Timer.
            JR
                    NZ, WUP
            SET
                    3, (SYSCR1)
                                         ; Changes fsys from fc to fs.
            RES
                    7, (SYSCR0)
                                         ; Disables High Frequency Oscillation.
                    7, (WDMOD)
                                         ; Enables Watchdog Timer.
            SET
```



14

Setting Example 2

The case of changing from Low Frequency (fs) to High Frequency (fc).

```
SYSCR0
                      EQU
                               006EH
         SYSCR1
                      EQU
                               006FH
        WDCR
                               005DH
                      EQU
         WDMOD
                      EOU
                               005CH
                      LD
                               (WDCR), B1H
                                                            Disables Watchdog Timer.
                      RES
                               7, (WDMOD)
                      RES
                               4, (WDMOD)
                                                       ; Sets Warming Up Time to 214/fc.
                      SET
                               7, (SYSCR0)
                                                       ; Enables High Frequency (fc).
                                                       ; Clears and Starts Warming Up Timer.
                      SET
                               2, (SYSCR0)
         WUP:
                      BIT
                               2, (SYSCRO)
                                                            Detects End of Warming Up Timer.
                      JR
                               NZ, WUP
                      RES
                               3, (SYSCR1)
                                                       ; Changes f_{SYS} from fs to fc.
                      RES
                               6, (SYSCRO)
                                                       ; Disables Low Frequency Oscillation.
                      SET
                               7, (WDMOD)
                                                       ; Enable Watchdog timer
<XEN>
X1, X2 pins
<XTEN>
XT1, XT2 pins
                                                        Counts up by fo
Warming Up Timer
                            Counts up by f<sub>SYS</sub>
End of Warming Up Timer
<SYSCK>
                                                     fs
System Clock f<sub>SYS</sub>
                                                                          Chages f_{SYS} from f_{S} to f_{C}
                               Enables
                                             Clears and Starts
                               High Frequency Warming Up Timer
```

End of Warming

Up Timer

Disables

Low Frequency

Setting Example 3

X: don't care

The case of changing gear value of high frequency

```
        SYSCR1
        EQU
        006FH

        LD
        (SYSCR1), XXXXX0000B
        ; Changes f<sub>SYS</sub> to fc/2

        LD
        (SYSCR1), XXXXX0100B
        ; Changes f<sub>SYS</sub> to fc/32
```

(2) Prescaler Clock Controller

The 9 bit prescaler provides a clock to 8bit Timer 0, 1, 16bit Timer 4, 5, and Serial Interface 0, 1, and the 5 bit prescaler provides a clock to 8 bit PWM Timer 0,1. The clock input to the 5 bit prescaler is a clock divided by 2 which is selected either $f_{\rm FPH}$, fc/16, or fs by SYSCR0 <PRCH1 : 0> register.

The clock input to the 9 bit prescaler is a clock divided by 4 which is selected either f_{FPH} , fc/16, or fs by SYSCR0 < PRCH1 : 0> register.

<PRCK1: 0> register is initialized to "00" resetting. When the IDLE1 mode (operates only oscillator) is used, set TRUN <PRRUN> to "0" to stop 9, 5 bit prescaler before "HALT" instruction is executed.

(3) Standby Controller

When the "HALT" instruction is executed at NORMAL or SLOW mode, the operating mode changes RUN, IDLE2, IDLE2, or STOP mode depending on the contents of the HALT mode setting register WDMOD <HALTM 1:0>.

① RUN: Only the CPU halts; power consumption remains unchanged.

② IDLE2: The built-in oscillator and the specified I/O

operates.

The power consumption is reduced to 1/3 than that during NORMAL operation.

③ IDLE1: Only the built-in oscillator operates, while

all other built-in circuits stop. The power consumption is reduced to 1/10 or less than that during NORMAL operation.


oscillator stop. This greatly reduces

power consumption.

These HALT states can be released by resetting or requesting an interrupt. The methods for releasing the HALT status are shown in Table 3.3 (2).

Either a non-maskable or maskable interrupt with EI (enable interrupt) condition is acknowledged and interrupt processing is processed. A maskable interrupt with DI (disable interrupt) condition is also acknowledged and CPU starts executing an instruction that follows the HALT instruction, but the interrupt request flag is held at "1".

(Example releasing "RUN" mode)
INTO interrupt releases HALT state when the RUN mode is on.



When the halt state is released by a reset, that status in effect before entering the halt status (including built-

in RAM) is held.

① RUN mode

Figure 3.3.5 shows the timing for releasing the HALT state by interrupts in the RUN/IDLE2 mode. In the RUN mode, the system clock in the MCU continues to operate even after a HALT instruction is exe-

cuted. Only the CPU stops executing the instruction. Until the HALT state is released, the CPU repeats dummy cycles. In the HALT state, an interrupt request is sampled with the rising edge of the "CLK" signal. The external interrupts (INT4, 5, 6, 7) releases only RUN and IDLE2 mode.




Figure 3.3.5. Timing Chart for Releasing the HALT State by Interrupt in RUN/IDLE2 Modes

2 IDLE2 mode

Figure 3.3.5 shows the timing for releasing the HALT state by interrupts in the RUN/IDLE2 mode. In the IDLE2 mode, the HALT state is released by an interrupt with the same timing as in the RUN mode,

except the internal operation of the MCU. In the RUN mode, only the CPU stops executing the current instruction, and the system clock is supplied to all internal devices. In the IDLE2 mode, however, the system clock is supplied to only specific internal I/O devices.

③ IDLE1 mode

Figure 3.3.6 illustrates the timing for releasing the HALT state by interrupts in the IDLE1 mode.

In the IDLE1 mode, only the internal oscillator operates. The system clock in the MCU stops, and the CLK pin is fixed at the "1" level.

In the HALT state, an interrupt request is sampled

asynchronously with the system clock, however the HALT release (restart of operation) is performed synchronously with it.

The interrupts except $\overline{\text{NMI}}$ and INTO are disabled during this mode.

When the IDLE1 mode is used, set TRUN <PRRUN> to "0" to stop 9, 5 bit prescaler before "HALT" instruction is executed.




Figure 3.3.6. Timing Chart of HALT Released by Interrupts in IDLE1 Mode

STOP mode

Figure 3.3.7 is a timing chart for releasing the HALT state by interrupts in the STOP mode.

The STOP mode is selected to stop all internal circuits including the internal oscillator. In this mode, all pins except the special ones are put in the high-impedance

state, independent of the internal operation of the MCU. Table 3.3 (1) summarizes the state of these pins in the STOP mode. Note, however, that the pre-halt state (The status prior to execution of HALT instruction) of all output pins can be retained by setting the internal I/O register WDMOD <DRVE> to "1". The content of this register in initialized to "0" by resetting.




Figure 3.3.7. Timing Chart of HALT Released by Interrupt in STOP Mode

Only either the $\overline{\text{NMI}}$, INTO, or $\overline{\text{RESET}}$ can release the STOP mode.

When the STOP mode is released except by the RESET, the system clock starts outputting after warming up time to get the stabilized oscillation.

A warming up time can be set using WDMOD <WARM> bit.

See the example of warming up time in Table 3.3.2. When the STOP mode is released by RESET, it is necessary to keep the RESET signal at "0" long enough to release to get the stabilized oscillation because the warming up counter is ignored.

The warming up counter operates when the STOP mode is released even when the system which is used as an external oscillator. As a result, it takes warming up time from inputting the releasing request to output-

ting the system clock.

The NORMAL/SLOW mode selection is possible after released STOP mode.

This is selected by SYSCR0 <RSYSCK> register. Therefore, setting to <RSYSCK>, <RXEN>, <RXTEN> is necessary before "HALT" instruction is executed. Additionally, setting value to <SYSCK>, <XEN>, <XTEN> are ignored.

(Setting Example)

The STOP mode is entered when the low frequency (fs) operates, and <u>after</u> that high frequency operates after releasing by $\overline{\text{NMI}}$.




Table 3.3 (1) Pin States in STOP Mode

Dia Nama	1/0	TMP9	3CM40	TMP93CM41		
Pin Name	1/0	DRVE = 0	DRVE = 1	DRVE = 0	DRVE = 1	
P0	Input mode / AD0 to 7	-	-	-	-	
	Output mode		Output	×	×	
P1	Input mode / AD8 to 15 Output mode / A8 to 15	-	- Output	- ×	- ×	
P2	Input mode	PD*	PD*	PD*	PD*	
P2	Output mode / A0 to 7, A16 to 23	PD*	Output	PD*	Output	
P30 (RD), P31 (WR)	Output	-	Output	_	"1" Output	
P32 to P37	Input mode	PU	PU			
	Output mode	PU	Output			
P40, P41	Input mode	PU*	PU			
	Output mode	PU*	Output			
P42 (CS2 / CAS2)	Input mode Output mode	PD*	PD Output			
P5	Input	-	- Output			
P6	Input mode	PU*	PU			
P0	Output mode	PU*	Output			
P7	Input mode	PU*	PU			
	Output mode	PU*	Output			
P80 to P86	Input mode	PU*	PU	-		
	Output mode	PU*	Output			
P87 (INT0)	Input mode	PU PU	PU			
	Output mode		Output			
P90 to P95	Input mode Output mode	PU* PU*	Output			
PA7 to PA0	Input mode					
177 10170	Output mode	_	Output			
PA7	SCOUT	-	"0"			
NMI	Input	Input	Input			
WDTOUT	Output	Output	Output			
ALE	Output	"0"	"0"			
CLK	Output	-	"1"			
RESET	Input	Input	Input			
EA, AM8/16	Input	Input	Input			
X1	Input	-	-			
X2	Output	"1"	"1"			
P97 to 96	Input mode	-	-			
200	Output mode XT1	-	Output			
P96 P97	XT2	"1"	"1"			

Input for input mode / input pin is invalid; output mode / output pin is at high impedance.

Input Input enable state.

Input Input gate in operation. Fix input voltage to 0 or 1 so that input pin stays constant.

Output : PU :

Output state
Programmable pull-up pin. Fix the pin to avoid through current since the input gate operates when a pull-up pin resistor is not set.

Programmable pull-down pin. Fix the pin like a pull-up pin when a pull-down resistor is not set.

Input gate disable state. No through current even if the pin is set to high impedance.

Cannot set.

Note: Port registers are used for controlling programmable pull-up / pull-down. If a pin is also used for an output function (eg, TO1) and the output function is specified, whether pull-up or pull-down is selected depends on the output function data. If a pin is also used for an input function, whether pull-up or pull-down is selected depends on the port register setting value only.

22

Table 3.3 (2) Operation During Halt and How to Release the Halt Mode

	Halt mode		RUN	IDLE2	IDLE1	STOP
٧	WDMOD <haltm1,0></haltm1,0>		00 11		10	01
	CPU			Ha	alt	
	I/O p	ort	Keep the state wh	en the "HALT" instruct	ion was executed.	See Table 3.3 (1)
	8 bit	Timer				
~	8 bit	PWM Timer				
0 0	16 bi	t Timer	Ope	rate	St	ор
- 8	Patte	rn Generator				
"	Seria	l Interface				
	A/D (Converter			1	
İ	Wato	h Dog Timer				
	Inter	rupt Controller				
o o		NMI	0	0	0	0
0 0 1	-	INTWD	0	0		
\sigma	۵	INT0	0	0	0	0
n g	ב	INT4, 5, 6, 7	0	0	_	
- s	- a	INTT0, 1, 2, 3	0	0		
e a	+	INTTR4, 5, 6, 7	0	0		
Re	_ _	INTRX0, TX0	0	0		
1		INTRX1, TX1	0	0		
- a		INTAD	0			
Ξ	RESE	T	0	0	0	0

Note: On condition that your system allows the interruption to insert during HALT (STOP) operation and chooses the different clock source before and after HALT operation, when the system receives the interrupt during HALT (STOP) operation, the oscillation may be chosen the frequency the system operates before HALT operation. If your system avoids this, match the value <SYSCK> and <RSYSCK> before HALT operation.

Note: On the condition that the system allows the interruption to insert during HALT (STOP) operation and chooses the different clock source before and after HALT operation, when the system receives the interrupt during HALT (STOP) operation, the oscillation may

be chosen in the frequency the system operates before HALT operation. If your system avoids this, match the value <SYSCK> and <RSYSCK> before HALT operation.

Table 3.3.2 Warming up Time After Releasing the STOP Mode Example

Operation clock after the stop	Warming-u	Clock		
mode	WDMOD <warm> = 0</warm>	WDMOD <warm> = 1</warm>	- Gluck	
fc	1.024	4.096		
fc/2	2.048	8.192		
fc/4	4.096	16.384	fc = 16MHz	
fc/8	8.192	32.768		
fc/16	16.384	65.536		
fs	500	200	fs = 32.768kHz	

3.4 Interrupts

TLCS-900 interrupts are controlled by the CPU interrupt mask flip-flop (IFF2 to 0) and the built-in interrupt controller.

TMP93CM40/M41 have altogether the following 22 interrupt sources:

- Interrupts from the CPU⁻⁻⁻2 (Software interrupts, and Illegal (undefined) instruction execution)
- Interrupts from external pins (NMI, INTO, and INT4 to 7)...6
- Interrupts from built-in I/Os...14

A fixed individual interrupt vector number is assigned to each interrupt source; six levels of priority (variable) can also be assigned to each maskable interrupt. Non-maskable interrupts have a fixed priority of 7.

When an interrupt is generated, the interrupt controller sends the value of the priority of the interrupt source to the CPU. When more than one interrupt is generated simultaneously, the interrupt controller sends the value of the highest priority (7 for non-maskable interrupts is the highest) to the CPU.

The CPU compares the value of the priority sent with the value in the CPU interrupt mask register (IFF2 to 0). If the value is greater than that of the CPU interrupt mask register, the interrupt is accepted. The value in the CPU interrupt mask register (IFF2 to 0) can be changed using the EI instruction (contents of the EI num/IFF <2:0> = num). For example, programming EI 3 enables acceptance of maskable interrupts

with a priority of 3 or greater, and non-maskable interrupts which are set in the interrupt controller. The DI instruction (IFF <2:0>=7) operates in the same way as the EI 7 instruction. Since the priority values for maskable interrupts are 0 to 6, the DI instruction is used to disable maskable interrupts to be accepted. The EI instruction becomes effective immediately after execution. (With the TLCS-90, the EI instruction becomes effective after execution of the subsequent instruction.)

In addition to the general-purpose interrupt processing mode described above, there is also a high-speed μDMA processing mode. High-speed μDMA is a mode used by the CPU to automatically transfer byte or word data. It enables the CPU to process interrupts such as data saves to built-in I/Os at high speed.

Figure 3.4 (1) is a flowchart showing overall interrupt processing.

24




Figure 3.4 (1). Interrupt Processing Flowchart

3.4.1 General-Purpose Interrupt Processing

When accepting an interrupt, the CPU operates as follows:

- (1) The CPU reads the interrupt vector from the interrupt controller. When more than one interrupt with the same level is generated simultaneously, the interrupt controller generates interrupt vectors in accordance with the default priority (which is fixed as follows: the smaller the vector value, the higher the priority), then clears the interrupt request.
- (2) The CPU pushes the program counter and the status register to the system stack area (area indicated by the system mode stack pointer (XSP)).
- (3) The CPU sets a value in the CPU interrupt mask register <IFF2 to 0> that is higher by 1 than the value of the accepted interrupt level. However, if the value is 7, 7 is set without an increment.
- (4) The CPU increments the INTNEST (Interrupt Nesting Counter).
- (5) The CPU jumps to address 8000H + interrupt vector, then starts the interrupt processing routine.

The following diagram shows all the above processing state number.

Bus Width of	Bus Width of	Interrupt Processing State Number		
Stack Area	Interrupt Vector Area	MAX mode	MIN mode	
8 bit	8 bit	35	31	
	16 bit	31	27	
16 bit	16 bit	29	27	
TO DIL	8 bit	25	23	

To return to the main routine after completion of the interrupt processing, the RETI instruction is usually used. Executing this instruction restores the contents of the program counter and the status registers.

Though acceptance of non-maskable interrupts cannot be disabled by program, acceptance of maskable interrupts can. A priority can be set for each source of maskable interrupts. The CPU accepts an interrupt request with a priority higher than the value in the CPU mask register <IFF2 to 0>. The CPU mask register <IFF2 to 0> is set to a value higher by 1 than the priority of the accepted interrupt. Thus, if an interrupt with a level higher than the interrupt being processed is generated, the CPU accepts the interrupt with the higher level, causing interrupt processing to nest.

The interrupt request with a priority higher than the accepted now interrupt during the CPU is processing above (1) to (5) is accepted before the 1st instruction in the interrupt processing routine, causing interrupt processing to nest. This is the overlapped Non-Maskable interrupt (level "7").) The CPU does not accept an interrupt of the same level as that of the interrupt being processed.

Resetting initializes the CPU mask registers <IFF2 to 0> to 7; therefore, maskable interrupts are disabled.

The addresses 008000H to 0080FFH (256 bytes) of the TMP93CM40/M41 are assigned for interrupt processing entry area.

Table 3.4 (1) TMP93CM40/M41 Interrupt Table

Default	Туре	Interrupt source	Vector value	Address refer	High-speed μDMA start vector
priority	,,		"V"	to vector	start vector
1		Reset , or SWI0 instruction	0 0 0 0 H	8000H	-
2		SWI 1 instruction	0 0 0 4 H	8004H	-
3		INTUNDEF: Illegal instruction, or SWI2	0008H	8008H	-
4	Non-	SWI 3 instruction	000СН	800CH	-
5	maskable	SWI 4 instruction	0010H	8010H	-
6		SWI 5 instruction	0014H	8014H	-
7		SWI 6 instruction	0018H	8018H	-
8		SWI 7 instruction	0 0 1 C H	801CH	-
9		NMI Pin	0020H	8020H	08H
10		INTWD : Watchdog timer	0024H	8024H	09H
11		INTO pin	0028H	8028H	0AH
12		INT4 pin	0 0 2 C H	802CH	0BH
13		INT5 pin	0030H	8030H	0CH
14		INT6 pin	0034H	8034H	0DH
15		INT7 pin	0038H	8038H	0EH
-		(Reserved)	0 0 3 C H	803CH	OFH
16		INTTO : 8-bit timer0	0040H	8040H	10H
17		INTT1 : 8-bit timer1	0044H	8044H	11H
18		INTT2 : 8-bit timer2 / PWM0	0048H	8048H	12H
19		INTT3 : 8-bit timer3 / PWM1	0 0 4 C H	804CH	13H
20		INTTR4 : 16-bit timer4 (TREG4)	0050H	8050H	14H
21	Maskable	INTTR5 : 16-bit timer4 (TREG5)	0054H	8054H	15H
22		INTTR6 : 16-bit timer5 (TREG6)	0058H	8058H	16H
23		INTTR7 : 16-bit timer5 (TREG7)	0 0 5 C H	8 0 5 C H	17H
24		INTRXO : Serial receive (Channel.0)	0060Н	8060H	18H
25		INTTX0 : Serial send (Channel.0)	0064H	8064H	19H
26		INTRX1 : Serial receive (Channel.1)	0068H	8068H	1AH
27		INTTX1 : Serial send (Channel.1)	006СН	806CH	1BH
28		INTAD : A/D conversion completion	0070H	8070H	1CH
-		(Reserved)	0074H	8074H	1DH
to		to	to	to	to
		(Reserved)	0 0 F C H	8 0 F C H	3FH

3.4.2 High-Speed µDMA

In addition to the conventional interrupt processing, the TLCS-900 also has a high-speed μDMA function. When an interrupt is accepted, in addition to an interrupt vector, the CPU receives data indicating whether processing is high-speed μDMA mode or general-purpose interrupt. If high-speed μDMA mode is requested, the CPU performs high-speed μDMA processing.

The TLCS-900 can process at very high speed compared with the TLCS-90 μ DMA because it has transfer parameters in dedicated registers in the CPU. Since those dedicated registers are assigned as CPU control registers, they can only be accessed by the LDC instruction.

(1) High-Speed µDMA Operation

High-speed μDMA operation starts when the accepted interrupt vector value matches the μDMA start vector value set in the interrupt controller. The high-speed μDMA has four channels so that it can be set for up to four types of interrupt source.

When a high-speed μ DMA interrupt is accepted, data is automatically transferred from the transfer source address to the transfer destination address set in the control register, and the transfer counter is decremented. If the value in the counter after decrementing is other than 0, high-speed μ DMA processing is completed. If the value in the counter after decrementing is

O, general-purpose interrupt processing is performed. In read-only mode, which is provided for DRAM refresh, the value in the counter is ignored and dummy read is repeated.

32-bit control registers are used for setting transfer source/destination addresses. However, the TLCS-900 has only 24 address pins for output. A 16M-byte space is available for the high-speed µDMA.

There are two data transfer modes: one-byte mode and one-word mode. Incrementing, decrementing, and fixing the transfer source/destination address after transfer can be done in both modes. Therefore, data can easily be transferred between I/O and memory and between I/Os. For details of transfer modes, see the description of transfer mode registers.


The transfer counter has 16 bits, so up to 65536 transfers (the maximum when the initial value of the transfer counter is 0000H) can be performed for one interrupt source by high-speed μDMA processing.

Interrupt sources processed by high-speed μ DMA processing are those with the high-speed μ DMA start vectors listed in Table 3.4 (1).

The following timing chart is a high-speed μDMA cycle of the Transfer Address Increment mode (the other mode except the Read-only mode is same as this). (Condition: MIN mode, 16bit Bus width for 16M Byte, 0 wait).


Setting to Reset / Interrupt Vector

① Reset Vector



Though the register mode is the maximum (MAX) mode after reset, The Reset Vector must be defined with in 64K byte area form 0000H to FFFFH.

② Interrupt Vector (except Reset Vector)




XX : don't care

(Setting Example)


 $Reset\ Vector: 9ABCH, INTAD\ Vector: 123456h.$

```
The value "99H" as a vector is for the explaining and it does not have a special meaning.
ORG
           8000H
           99<u>008100</u>H
DL
                             ; Reset = 8100H
ORG
           8020H
           99<u>009ABC</u>H
                             ; NMI = 9ABCH
DL
ORG
           8070H
                             ; INTAD = 123456H
DL
           99<u>123456</u>H
ORG
           8100H
LD
           A, B
                                    (cf)
                                         ORG, DL are the Assembler Directive.
ORG
                                          ORG: control location counter
           9ABCH
           B, C
                                          DL : define the long word (32 bits) data
LD
ORG
           123456H
LD
           C, A
```

29




- (Note 1) This is added 2 states the case of the bus width of source address area is 8 bit.
- (Note 3) This may be a dummy cycle with instruction queue buffer.
- (Note 2) This added 2 states the case of the bus width of destination address area is 8 bit.



High-speed μ DMA cycle (COUNT = 0)

- (Note 1) This is added 2 states the case of the bus width of source address
- (Note 2) This added 2 states the case of the bus width of destination address area is 8 bit.
- (Note 3) This be a dummy cycle with instruction queue buffer.
- (Note 4) This is added 2 states the case of the bus width of stack address area is 8 bit.


(2) Register Configuration (CPU Control Register)



These Control Registers cannot be set only "LCD cr, r" instruction.

32

(3) Transfer Mode Register Details



(1 states = 100 ns at 20 MHz, High frequency mode)

Note: n: corresponds to high-speed μDMA channels 0 to 3.

DMADn + / DMASn + : Post-increment (Increments register value after

transfer.)

DMADn -/ DMASn -: Post-decrement (Decrement register value after transfer.)

Do not use undefined codes for transfer mode control.

<Example for Usage of read only mode (DRAM refresh)>

* Clock Condition

System Clock: fc Clock Gear : 1 (fc)

When the hardware configuration is as follows:

DRAM mapping size: = 1MB
DRAM data bus size: = 8 bits
DRAM mapping address range: = 100000H to
1FFFFFH

Set the following registers first; refresh is performed automatically.

Register initial value setting

LD	XIX, 100000H	
LDC	DMASO, XIX	···mapping start address
LD	A, 00001010B	
LDC	DMAMO, A	···read only mode (for
		DRAM refresh)

② Timer Setting

Set the timers so that interrupts are generated at intervals of 62.5 µs or less.

③ Interrupt controller setting

Set the timer interrupt mask higher than the other interrupt mask. Write the above timer interrupt vector value in the High-Speed µDMA start vector register, DMAOV.

(Operation description)

The DRAM data bus is an 8-bit bus and the μ DMA is in read-only mode (4 bytes), so refresh is performed four times per interrupt.

When a 512 refresh/8ms DRAM is connected, DRAM refresh is performed sufficiently if the μ DMA is started every 15.625 μ s x 4 = 62.4 μ s or less, since the timing is 15.625 μ s/refresh.

(Overhead)

Each processing time by the High-Speed μ DMA is 1.8 μ s (18 states) at 20MHz with an 8-bit data bus. In the above example, the micro DMA is started every 62.5 μ s, 1.8 μ s/62.5 μ s = 0.029; thus, the overhead is 2.88%.

(Note)

When the Bus is released (\overline{BUSAK} = "0") which must wait to accept the interrupt, DRAM refresh is not performed because of the high-speed μDMA is generated by an interrupt.

34

3.4.3 Interrupt Controller

Figure 3.4.3 (1) is a block diagram of the interrupt circuits. The left half of the diagram shows the interrupt controller; the right half includes the CPU interrupt request signal circuit and the HALT release signal circuit.

Each interrupt channel (total of 20 channels) in the interrupt controller has an interrupt request flip-flop, interrupt priority setting register, and a register for storing the high-speed μDMA start vector. The interrupt request flip-flop is used to latch interrupt requests from peripheral devices. The flip-flop is cleared to 0 at reset, when the CPU reads the interrupt channel vector after the acceptance of interrupt, or when the CPU executes an instruction that clears the interrupt of that channel (writes 0 in the clear bit of the interrupt priority setting register).

For example, to clear the INTO interrupt request, set the register after the DI instruction as follows.

INTEOAD←---- 0 --- Zero-clears the INTO Flip-Flop.

The status of the interrupt request flip-flop is detected by reading the clear bit. Detects whether there is an interrupt request for an interrupt channel.

The interrupt priority can be set by writing the priority in the interrupt priority setting register (e.g., INTE0AD, INTE45, etc.) provided for each interrupt source. Interrupt levels to be set are from 1 to 6. Writing 0 or 7 as the interrupt priority disables the corresponding interrupt request. The priority of the

non-maskable interrupt (NMI) pin, watchdog timer, etc.) is fixed to 7. If interrupt requests with the same interrupt level are generated simultaneously, interrupts are accepted in accordance with the default priority (the smaller the vector value, the higher the priority).

The interrupt controller sends the interrupt request with the highest priority among the simultaneous interrupts and its vector address to the CPU. The CPU compares the priority value <IFF2 to 0> set in the Status Register by the interrupt request signal with the priority value sent; if the latter is higher, the interrupt is accepted. Then the CPU sets a value higher than the priority value by 1 in the CPU SR <IFF2 to 0>. Interrupt requests where the priority value equals or is higher than the set value are accepted simultaneously during the previous interrupt routine. When interrupt processing is completed (after execution of the RETI instruction), the CPU restores the priority value saved in the stack before the interrupt was generated to the CPU SR <IFF2 to 0>.

The interrupt controller also has four registers used to store the high-speed μDMA start vector. These are I/O registers; unlike other DMA registers (DMAS, DMAD, DMAM, and DMAC), they can be accessed in either normal or system mode. Writing the start vector of the interrupt source for the μDMA processing (see Table 3.4 (1)), enables the corresponding interrupt to be processed by μDMA processing. The values must be set in the μDMA parameter registers (e.g., DMAS and DMAD) prior to the μDMA processing.




Figure 3.4.3 (1). Block Diagram of Interrupt Controller

(1) Interrupt Priority Setting Register

(Read-modify-write is prohibited.)

Symbol	Address	7	6	5	4	3	2	1	0]
		INTAD					INTO			←Interrupt sou
INTE0AD	0070H	IADC	IADM2	IADM1	IADM0	10C	10M2	10M1	10M0	←bit Symbo
INTEGAD		R/W	:	W		R/W		W		←Read / Wri
		0	0	0	0	0	0	0	0	←After rese
			IN.	NT5			IN	IT4		İ
1 1		I5C		15M1	: I5M0	14C		: I4M1	14M0	1
INTE45	0071H	R/W	:	W		R/W	:	W		
		0	0	0	: 0	0	0	: 0	. 0	
			·	NT7				IT6	-	
		17C		17M1	: I7M0	16C		: I6M1	: I6M0	
INTE67	0072H	R/W	: 171012	. 171011 W	: 171010	R/W	: 101412	W	: 101410	
		0	. 0	0	. 0	0	0	: 0	0	
-					: 0	- 0			: 0	
		ITIC	: IT1M2	(Timer1)	: IT1M0	ITOC		Timer0)	: 170840	
INTET10	0073H	IT1C	HIIVIZ	' 	IT1M0	IT0C	IT0M2		: ITOM0	
		R/W		W		R/W		. W	,	
\vdash		0	0	: 0	: 0	0	: 0	: 0	: 0	
				er3 / PWM			VTT2 (Time			
INTEPW10	0074H		IPW1M2	IPW1M1	IPW1M0		IPW0M2		IPW0M0	
		R/W		W		R/W		W		
		0	0	0	. 0	0	0	0	0	
			INTTR5	(TREG5)			INTTR4	(TREG4)		
INTET54	0075H	IT5C	IT5M2	IT5M1	IT5M0	IT4C	IT4M2	IT4M1	IT4M0	
INTETSA	00/311	R/W		W		R/W		W		
		0	0	0	0	0	0	0	0	
			INTTR7	(TREG7)			INTTR6	(TREG6)		
INTET76	007611	IT7C	IT7M2	IT7M1	IT7M0	IT6C	IT6M2	IT6M1	IT6M0	
INTET/6	0076H	R/W		W		R/W	:	W		
1 1		0	0	0	0	0	0	0	. 0	
			INT	TX0			INT	RX0		
		ITX0C		:ITX0M1	ITX0M0	IRX0C			: IRX0M0	
INTES0	0077H	R/W		w		R/W	:	W		
		0	0	0	. 0	0	0	. 0	. 0	
				TTX1				RX1		
1		ITX1C		ITX1M1	: ITX1M0	IRX1C			IRX1M0	
INTES1	0078H	R/W		W		R/W		W	, 110/11010	
		0	0	0	. 0	0	0	. 0	. 0	
					· •	1 1	i	·	· •	l
lxxM2	lxxM1	IxxM	0		Function	(Write)				
0	0	0	Pro	hibite inte	errupt requ			$\overline{}$		
0	0	1			t request le		•			
ŏ	1	0			t request le					
0 1	1	1			t request le					
1 1	0	0			t request le					
1 1	0	1			t request le					
1 1	1	0			t request le		.			
1	1	1	Pro	hibits inte	errupt requ	iest.				
lxxC		Function	(Read)			Functio	n (Write)		7	
0	Indica	Indicates no interrupt request.					t request i	flag.	7	
1		Indicates interrupt request.					t care		1	
									_	


* Note about clearing interrupt request flag

The interrupt request flag of INTAD, INTRX0, INTRX1 are not cleared by writing "00" to IXXC because they

are level interrupts.

They can be cleared only by resetting or reading ADREGn/SCBUFn.

(2) External Interrupt Control



Setting of External Interrupt Pin Functions

Interrupt	Pin name	Mode		Setting method				
NIN AL	_	7_	Falling edge	IIMC <nmiree> = 0</nmiree>				
NMI		\	- Falling and rising edges	IIMC <nmiree> = 1</nmiree>				
INITO	007		Rising edge	IIMC <i0le> = 0, <i0ie> = 1</i0ie></i0le>				
INT0	P87	J*T	Level	IIMC <iole> = 1, <ioie> = 1</ioie></iole>				
INT4	P80	DOO		Rising edge	T4MOC <cap12m1,0> = 0,0 or 0,1 or 1,1</cap12m1,0>			
INT4		٦	Falling edge	T4MOD <cap12m1, 0=""> = 1, 0</cap12m1,>				
INT5	P81		Rising edge					
INITC	P84 -		Rising edge	T5MOC <cap34m1,0> = 0,0 or 0,1 or 1,1</cap34m1,0>				
INT6		F	Falling edge	T5MOD <cap34m1, 0=""> = 1, 0</cap34m1,>				
INT7	P85		Rising edge					

(3) High-Speed µDMA Start Vector

When the CPU reads the interrupt vector after accepting an interrupt, it simultaneously compares the interrupt vector with each channel's μDMA start vector (bits 4 to 8 of the interrupt vector). When both match,

the interrupt is processed in μDMA mode for the channel whose value matched.

If the interrupt vector matches more than one channel, the channel with the lower channel number has a higher priority.

			High Sp	eed $\mu { m DMA}$	0 Start Ve	ctor	(read-modify	-write is not	possible.)
DMA0V		7	6	5	4	3	2	1	0
(007CH)	bit Symbol				DMA0V8	DMA0V7	DMA0V6	DMA0V5	DMA0V4
	Read / Write						W		
	After reset				0	0	0	0	0
			High Sp	eed μDMA	1 Start Ved	tor (read-modify	-write is not	possible.)
DMA1V		7	6	5	4	3	2	1	0
(007DH)	bit Symbol				DMA1V8	DMA1V7	DMA1V6	DMA1V5	DMA1V4
	Read / Write						W		
	After reset				0	0	0	0	0
			High Sp	eed μDMA	2 Start Ved	tor ((read-modify	-write is not	possible.)
DMA2V		7	6	5	4	3	2	1	0
(007EH)	bit Symbol				DMA2V8	DMA2V7	DMA2V6	DMA2V5	DMA2V4
	Read / Write						W		
	After reset				0	0	0	0	0
			High Sp	eed μDMA	3 Start Ve	ctor	(read-modify	-write is not	possible.)
DMA3V		7	6	5	4	3	2	1	0
(007FH)	bit Symbol				DMA3V8	DMA3V7	DMA3V6	DMA3V5	DMA3V4
	Read / Write						W		
	After reset			:	0	0	0	0	0

(4) Notes

The instruction execution unit and the bus interface unit of this CPU operate independently of each other. Therefore, if the instruction used to clear an interrupt request flag of an interrupt is fetched before the interrupt is generated, it is possible that the CPU might execute the fetched instruction to clear the interrupt

request flag while reading the interrupt vector after accepting the interrupt. If so, the CPU would read the default vector "0028H" and start the interrupt processing from the address "8028H".

To avoid this, make sure that the instruction used to clear the interrupt request flag comes after the DI instruction.

3.5 Functions of Ports

The TMP93CM40/TMP96PM40 has 79 bits for I/O ports. The TMP93CM41 has 61 bits for I/O ports because Port0, Port1, P30, and P31 are dedicated pins for AD0 to 7, AD8 to 15, $\overline{\text{RD}}$, and $\overline{\text{WR}}$.

These port pins have I/O functions for the built-in CPU and internal I/Os as well as general-purpose I/O port functions. Table 3.5 lists the function of each port pin.

↑ = V

(R:

↑ = With programmable pull-up resistor

↓ = WIth programmable pull-down)

Table 3.5 Functions of Ports

Port Name	Pin Name	Number of Pins	Direction	R	Direction Setting Unit	Pin Name for Built-in Function
Port0	P00 to P07	8	1/0	_	Bit	AD0 to AD7
Port1	P10 to P17	8	1/0	_	Bit	AD8 to AD15/ A8 to A15
Port2	P20 to P27	8	1/0	\	Bit	A0 to A7/ A16 to A23
Port 3	P30 P31 P32 P33 P34 P35 P36 P37	1 1 1 1 1 1 1	Output Output I/O I/O I/O I/O I/O I/O I/O I/O	- + + + +	(Fixed) (Fixed) Bit Bit Bit Bit Bit Bit	RD WR HWR WAIT BUSRQ BUSAK R/W RAS
Port4	P40 P41 P42	1 1 1	I/0 I/0 I/0	↑ ↑ ↓	Bit Bit Bit	CSO / CASO CS1 / CAS1 CS2 / CAS2
Port5	P50 to P57	8	Input	-	(Fixed)	ANO to AN7
Port6	P60 to P67	8	1/0	1	Bit	PG00 to PG03, PG10 to PG13
Port7	P70 P71 P72 P73	1 1 1 1	I/O I/O I/O I/O	\rightarrow \rightarrow \rightarrow	Bit Bit Bit Bit	T10 T01 T02 T03
Port8	P80 P81 P82 P83 P84 P85 P86 P87	1 1 1 1 1 1 1	I/O I/O I/O I/O I/O I/O I/O	$\uparrow \uparrow $	Bit Bit Bit Bit Bit Bit Bit	T14/INT4 T15/INT5 T04 T05 TI6 / INT6 T17 / INT7 T06 INT0
Port9	P90 P91 P92 P93 P94 P95 P96 P97	1 1 1 1 1 1 1	I/O I/O I/O I/O I/O I/O I/O	↑	Bit Bit Bit Bit Bit Bit Bit	TXD0 RXD0 CTS0 TXD1 RXD1 SCLK1 XT1 XT2
PortA	PA7 to PA0	8	1/0	-	Bit	SCOUT (PA7)

Resetting makes the port pins listed below function as general-purpose I/O ports.

I/O pins programmable for input or output function as input ports except P96/XT1, P97/XT2.

To set port pins for built-in functions, a program is required.

Since the TMP96C141 has an external ROM, some ports are permanently assigned to the CPU.

P00 to P07 → AD0 to AD7
 P10 to P17 → AD8 to AD15

• P30 \rightarrow \overline{RD} • P31 \rightarrow \overline{WR} * Notes about the bus release and programmable pullup/down I/O ports:

When buses are released ($\overline{BUSAK} = 0$), the TMP96C141/TMP96CM40/TMP96PM40 sets the output buffer for AD0 to AD15, A0 to A23, and bus control signals (\overline{RD} , \overline{WR} , \overline{HWR} , \overline{RV} , \overline{RAS} , $\overline{CSO}/\overline{CASO}$ - $\overline{CS2}/\overline{CAS2}$) to off to set them to high impedance. The internal programmable pull-up/pull-down resistors continue to operate. Resistors are programmable only for operations in input mode; not in output mode.

Pin states at bus release are shown below.


Pin Name	Pin state at	bus release		
riii Naiiit	Port mode	Function mode		
P00 to P07 (AD0 to AD7) P10 to P17 (AD8 to AD15)	The state is not changed (does not become high-impedance (HZ).)	becomes high-impedance (HZ)		
P30 (RD) P31 (WR)	becomes high-impedance (HZ)	←		
P32 (HWR) P37 (RAS)	The output buffer to OFF. The programmable pull-up resistor is ON only when the output latch is equal to "1".	The output buffer to OFF. The programmable pull-up resistor is ON regardless of the output latch.		
P36 (R/ W) P40 (<u>CS0/CAS0</u>) P41 (<u>CS1/CAS1</u>)	↑	The output buffer to OFF. The programmable pull-down resistor is undefined.		
P42 (CS2/CAS2)	The output buffer to OFF. The programmable pull-up resistor is ON only when the output latch is equal to "0".	The output buffer to OFF. The programmable pull-down resistor is undefined.		
P20 to P27 (A16 to A23)	The state is not changed. (does not become high-impedance (HZ).)	The output buffer to OFF. The programmable pull-up resistor is ON only when the output latch is equal to "0".		

42

The following are the example of the interface circuit of the above pins when the bus releasing function is used.

When the bus is released, both internal memory and internal I/O cannot be accessed, but the internal I/O continues to operate.

So, the watchdog timer also continues to run. Therefore, be careful about bus releasing time and set the detection time of WDT.



Example of external bus interface using bus release function.

The above circuit is necessary to fix the signal level when the bus is released.

Reset sets P30 $\overline{(RD)}$, P31 $\overline{(WR)}$ to output, P40 $\overline{(CS0)}$, P41 $\overline{(CS1)}$, P32 $\overline{(HWR)}$, P36 $\overline{(R/W)}$, P37 $\overline{(RAS)}$, and P35 $\overline{(BUSAK)}$ are set to input mode using a pull-up resistor, P42 $\overline{(CS2)}$ and P20 to P27 (A16 to 23) to input with pull-down resistor.

The above circuit is necessary to fix the signal level after reset because of the external pull-up resistor collisions with the

internal pull-down resistor.

The value of this external pull-up resistor value must be 3 to 5 k Ω . (The value of the internal pull-down resistor is about 50 to 150k Ω)

P20 to 27 (A16 to 23) also needs a circuit like circuit P42 $\overline{(CS2)}$ to fix the signal level.

But for the P20 to P27 (A16 to 23) which does not have the means ("L" is active), add pull down directly like the above circuit.

3.5.1 Port 0 (P00 to P07)

Port 0 is an 8-bit general-purpose I/O port. I/O can be set on a bit basis using control register POCR to 0 and sets Port 0 to input mode.

In addition to functioning as a general purpose I/O port, Port 0 also functions as an address data bus (AD0 to 7). To

access external memory, Port 0 functions as an address data bus (AD 0 to 7) and all bits of the control register POCR are cleared to 0.

With the TMP9eCM041, which needs external ROMs, Port 0 always functions as an address data bus (AD0 to 7) regardless of the value set in control register POCR.




Figure 3.5 (1). Port 0

3.5.2 Port 1 (P10 to P17)

Port 1 is an 8-bit general-purpose I/O port. I/O can be set on a bit basis using control register P1CR and function register P1FC. Resetting resets all bits of output latch P1, control register P1CR, and function register P1FC to 0 and sets Port 1 to input mode.

In addition to functioning as a general purpose I/O port, Port 1 also functions as an address data bus (AD8 to 15) or an address bus (A8 to 15).

With the TMP93CM41, which needs external ROMs, Port 1 always functions as an address data bus (AD8 to 15) (AM8/ $\overline{16}$ = "0"), as an address bus (A8 to 15) (AM8/ $\overline{16}$ = "1") regardless of the value set in control register P1CR.





Figure 3.5 (2). Port 1



Note: <P1XF> is bit X in register P1FC; <P1XC>, in register

Figure 3.5 (3). Registers for Ports 0 and 1

46

3.5.3 Port 2 (P20 to P27)

Port 2 is an 8-bit general-purpose I/O port. I/O can be set on bit basis using the control register P2CR and function register P2FC. Resetting resets all bits of output latch P2, control register P2CR and function register P2FC to 0. It also sets Port 2 to

input mode and connects a pull-down resistor. To disconnect the pull-down resistor, write 1 in the output latch.

In addition to functioning as a general-purpose I/O port, Port 2 also functions as an address data bus (A0 to 7) and an address bus (A16 to 23).





Figure 3.5 (4). Port 2



Note: < P2XF> is bit X in register P2FC; < P2XC>; in register P2CR.

To set as an address bus A23 to 16, set P2FC after setting P2CR.

Figure 3.5 (5). Registers for Port 2

48

3.5.4 Port 3 (P30 to P37)

Port 3 is an 8-bit general-purpose I/O port.

I/O can be set on a bit basis, but note that P30 and P31 are used for output only. I/O is set using control register P3CR and function register P3FC. Resetting resets all bits of output latch P3, control register P3CR (bits 0 and 1 are unused), and function register P3FC to 0. Resetting also outputs 1 from P30 and P31, sets P32 to P37 to input mode, and connects a pullup resistor.

In addition to functioning as a general-purpose I/O port, Port 3 also functions as an I/O for the CPU's control/status signal.

With the TMP96C140, when P30 pin is defined as \overline{RD} signal output mode (<P30F> = 1), clearing the output latch register <P30> to 0 outputs the \overline{RD} strobe (used for the pseudo static RAM) from the P30 pin even when the internal address area is accessed.

If the output latch register <P30> remains 1, the \overline{RD} strobe signal is output only when the external address area is accessed.

With the TMP93CM41, which comes with an external ROM, Port 30 outputs the RD signal; P31, the WR signal, regardless of the values set in function registers P30F and P31F.

49




Figure 3.5 (6). Port 3 (P30, P31, P32, P35, P36, P37)




Figure 3.5 (7). Port 3 (P33, P34)




Figure 3.5 (8). Registers for Port 3

3.5.5 Port 4 (P40 to P42)

Port 4 is a 3-bit general-purpose I/O port. I/O can be set on a bit basis using control register P4CR and function register P4FC. Resetting does the following:

- Sets the P40 and P42 output latch registers to 1.
- Resets all bits of the P42 output latch register, the control register P4CR, and the function register P4FC to 0.
- Sets P40 and P41 to input mode and connects a pull-up resistor.
- Sets P42 to input mode and connects a pull-down resistor.

In addition to functioning as a general-purpose I/O port, Port 4 also functions as a chip select output signal (CSO to CS2 or CASO to CAS2).





Figure 3.5 (9). Port 4



Note: To output chip select signal (CSO / CASO to CS2 / CAS2), set the corresponding bits of the control register PACR and the function register PAFC.

P4CR and the function register P4FC. The B0CS, B1CS, and B2CS registers of the chip select / wait controller are used to select the $\overline{\text{CS}}/\overline{\text{CAS}}$ function.

Figure 3.5 (10). Registers for Port 4

3.5.6 Port 5 (P50 to P57)

for the internal A/D Converter.

Port 5 is an 8-bit input port, also used as an analog input pin




Figure 3.5 (11). Port 5

P5 (000DH)

			Por	t 5 Registe	r				
	7	6	5	4	3	2	1	0	
bit Symbol	P57	P56	P55	P54	P53	P52	P51	P50	
Read / Write	R								
After reset	Input mode								

 $Note) \quad The input channel selection of A/D \ Converter \ is set \ by \ A/D \ Converter \ mode \ register \ ADMOD 2.$

Figure 3.5 (12). Registers for Port 5

3.5.7 Port 6 (P60 to P67)

Port 6 is an 8-bit general-purpose I/O port. I/O can be set on bit basis. Resetting sets Port 6 as an input port and connects a pull-up resistor. It also sets all bits of the output latch to 1. In addition to functioning as a general-purpose I/O port, Port 6

also functions as a pattern generator PG0/PG1 output. PG0 is assigned to P60 to P63; PG1, to P64 to P67. Writing 1 in the corresponding bit of the port 6 function register (P6FC) enables PG output. Resetting resets the function register P6FC value to 0, and sets all bits to ports.




Figure 3.5 (13). Port 6




Figure 3.5 (14). Registers for Port 6

3.5.8 Port 7 (P70 to P73)

Port 7 is a 4-bit general-purpose I/O port. I/O can be set on bit basis. Resetting sets Port 7 as an input port and connects a pull-up resistor. In addition to functioning as a general-purpose I/O port, Port 70 also functions as an input clock pin TIO; Port

71 as an 8-bit timer output (TO1), Port 72 as a PWM0 output (TO2), and Port 73 as a PWM1 output (TO3) pin. Writing 1 in the corresponding bit of the Port 7 function register (P7FC) enables output of the timer. Resetting resets the function register P7FC value to 0, and sets all bits to ports.




Figure 3.5 (15). Port 7




Figure 3.5 (16). Registers for Port 7

3.5.9 Port 8 (P80 to P83)

Port 8 is an 8-bit general-purpose I/O port. I/O can be set on a bit basis. Resetting sets Port 8 as an input port and connects a pull-up resistor. It also sets all bits of the output latch register P8 to 1. In addition to functioning as a general-purpose I/O port, Port 8 also functions as an input for 16-bit timer 4 and 5

clocks, an output for 16-bit timer F/F 4, 5 and 6 output, and an input for INTO. Writing "1" in the corresponding bit of the Port 8 function register (P8FC) enables those functions. Resetting resets the function register P8FC value to "0", and sets all bits to ports.

(1) P80 to P86




Figure 3.5 (17). Port 8 (P80 to P86)

(2) P87 (INTO)

an INTO pin for external interrupt request input.

Port 87 is a general-purpose I/O port, and also used as





Figure 3.5 (18). Port 87



Note) P80 / T14, P81 / T15, P84 / T16, P85 / T17 pins do not have a register changing PORT / FUNCTION.

Therefore this is the same as P70/T10 pin.

When P87 / INTO pin is used as an INTO pin, set P8CR < P87C > to "0" and IIMC < I0IE > to "1".

Figure 3.5 (19). Registers for Port 8

3.5.10 Port 9 (P90 to P95)

• Port 90 to 95

Ports 90 to 95 is a 6-bit general-purpose I/O port. I/Os can be set on a bit basis.

Resetting sets P90 to 95 to an input port and connects a pull-up resistor.

It also sets all bits of the output latch register to 1. In addition to functioning as a general-purpose I/O port, P90 to 95 can also function as an I/O for serial channels 0 and 1. Writing "1" in the corresponding bit of the port 9 function register (P9FC) enables this function.

Resetting resets the function register value to "0" and sets all bits to ports.

• Port 96 to 97

Ports 96 to 97 is a 2-bit general-purpose I/O port. I/Os can be set on a bit basis.

The output buffer for P96 to 97 to an open drain type buffer

Resetting sets P96 to 97 to an output port and outputs high-impedance (HZ) because output latch and control register are set to "1".

In addition to functioning as a general-purpose I/O port, P96 to 97 can also function as a low frequency oscillator pin fro dual clock mode. The dual clock function can be set by programming system clock control register SYSCR0, 1.

(1) Port 90, 93 (TXD0/TXD1)

Ports 90 and 93 also function as serial channel TXD output pins in addition to I/O ports.

They have a programmable open drain function.




Figure 3.5 (20). Ports 90 and 93

64

(2) Ports 91, 94 (RXD0, 1)

input pins for serial channels.

Ports 91 and 94 are I/O ports, and also used as RXD




Figure 3.5 (21). Ports 91 and 94

(3) Port 92 (CTS)

pin and as a SCLK0 I/O pin for serial channels.

Port 92 is an I/O port, and also used as a CTS input




Figure 3.5 (22). Port 92

(4) Port 95 (SCLK)

an SCLK1 I/O pin for serial channel 1.

Port 95 is a general-purpose I/O port. It is also used as




Figure 3.5 (23). Port 95

(5) Port 96 (XT1), 97 (XT2)

used as a low frequency connecting pin.

Port 96, 97 are general-purpose I/O ports. It is also





Figure 3.5 (24). Port 96 to 97



Note) To set the TxD pin to open drain, write "1" in bit 0 (for TxD0 pin) or bit 1 (for TxD1 pin) of the ODE

P91 / RXD0, P94 / RXD1 pins do not have a register changing PORT / FUNCTION. Therefore this is the same as P70 / T10 pin.

Figure 3.5 (25). Register for Port 9

3.5.11 Port A (PA0 to PA7)

Port A is an 8-bit general-purpose I/O port. I/O can be set on a bit basis by control register PACR.

Resetting sets Port A as an input port by resetting PACR. It also sets all bits of the output latch register to "1". In addition to functioning as a general-purpose I/O port

(only PA7), PA7 can also function as a clock output pin.

The clock output is f_{FPH} or f_{SYS} that is selected oscillator output clock. It is selected by CKOCR <SCOSEL>.

SCOUT function is enabled by setting PACR <PA7C> and CKOCR <SCOEN>.




Figure 3.5 (26). Port A0 to A6




Figure 3.5 (27). Port A7




Figure 3.5 (28). Registers for Port A

3.6 Chip Select/Wait Control, AM8/16 pin

TMP93CM40/M41 has a built-in chip select/wait controller used to control chip select (CS0 - CS2 pins), wait (WAIT pin), and data bus size (8 or 16 bits) for any of the three block address areas, and AM8/16 pin selects external data bus width for TMP93CM41.

3.6.1 AM8/16 pin

(1) TMP93CM40

Set this pin to "1". After reset, the CPU accesses the internal ROM with 16 bit bus width. When the CPU access an external bus area, the bus width is set by Chip Select/Wait Control Register (described at 3.6.2), P1CR and P1FC (The value "1" of this pin is ignored and the value set by register is active).

(2) TMP93CM41

(2-1) 16 bit bus width interlarded with 8 bit bus width or fixed 16 bit bus width

Set this pin to "0". Port 1/AD8 to 15/A8 to 15 pins are then fixed to A8 to 15 function compulsorily and the value of P1CR, P1FC are ignored.

When the CPU accesses an external bus area, the bus width is set by Chip Select/Wait Control Register as described in section 3.6.2.

However, the bus width program memory only after reset must be 16 bit bus width.

(2-2) fixed bit bus width

Set this pin to "1". Port 1/AD8 to 15/A8 to 15 pins are then fixed to A8 to 15 function compulsorily and the value of P1CR, P1FC are ignored. The value of bit 4: <B0BUS>, <B1BUS>, or <B2BUS> described at 3.6.2 are ignored and the bus width is fixed to 8 bit.

3.6.2 Control Registers

Table 3.6 (1) shows control registers

One block address areas are controlled by 1-byte CS/WAIT control registers (B0CS, B1CS, and B2CS). Registers can be written to only when the CPU is in system mode. (There are two CPU modes: system and normal.) The reason is that the settings of these registers have an important effect on the system.

(1) Enable

Control register bit 7 (B0E, B1E, and B2E) is a master bit used to specify enable (1)/disable (0) of the setting. Resetting B0E and B1E to disable (0) and B2E to enable (1).

(2) CS/CAS Waveform select

Control register bit 5 (B0CAS, B1CAS, and B2CAS) is used to specify waveform mode output from the chip select pin (CSO/CASO - CS2/CAS2). Setting this bit to 0 specifies CSO to CS2 waveforms; setting it to 1 specifies CASO to CAS2 waveforms.

Resetting clears bit 5 to 0.

(3) Data bus size select

Bit 4 (B0BUS, B1BUS, and B2BUS) of the control register is used to specify data bus size. Setting this bit to 0 accesses the memory in 16-bit data bus mode; setting it to 1 accesses the memory in 8-bit data bus mode.

Changing data bus size depending on the access address is called dynamic bus sizing. Table 3.6 (2) shows the details of the bus operation.

(4) Wait control

Control register bits 3 and 2 (B0W1, 0; B1W1, 0; B2W1, 0) are used to specify the number of waits. Setting these bits to 00 inserts a 2-state wait regardless of the $\overline{\text{WAIT}}$ pin status. Setting them to 01 inserts a 1-state wait regardless of the $\overline{\text{WAIT}}$ status. Setting them to 10 inserts a 1-state wait and samples the $\overline{\text{WAIT}}$ pin status. If the pin is low, inserting the wait maintains the bus cycle until the pin goes high. Setting them to 11 completes the bus cycle without a wait regardless of the $\overline{\text{WAIT}}$ pin status.

Resetting sets these bits to 00 (2-state wait mode).

(5) Address area specification

Control register bits 1 and 0 (B0C1, 0; B1C1, 0; B2C1, 0) are used to specify the target address area. Setting these bits to 00 enables settings (CS output, Wait state, Bus size, etc.) as follows:

- * CS0 setting enabled when 7F00H to 7FFFH is accessed.
- * CS1 setting enabled when 880H to 7FFFH is accessed.
- * CS2 setting enabled when 8000H to 3FFFFFH is accessed, for the TMP93CM41, which does not have a built-in ROM.

CS2 setting enabled when 10000H to 3FFFFFH is accessed for the TMP93CM40, which has built-in ROM.

Setting bits to 01 enables setting for all CS's blocks and outputs a low strobe signal ($\overline{CS0}/\overline{CAS0} \sim \overline{CS2}/\overline{CAS2}$) from chip select pins when 400000H to 7FFFFFH is accessed. Setting bits to 10 enables them 800000H to BFFFFFH is accessed. Setting bits to 11 enables them when C00000H to FFFFFFH is accessed.

Table 3.6 (1) Chip Select/Wait Control Register

Code	Name	Address	7	6	5	4	3	2	1	0
			B0E		BOCAS	BOBUS	B0W1	B0W0	B0C1	B0C0
	Block0		W		W	W	W	W	W	W
BOCS	CS/WAIT	0068H	0		0	0	0	0	0	0
D003	control register	000011	1 : Master bit of bit 0 to 6		0 : <u>CSO</u> 1 : CASO	0 : 16 bit Bus 1 : 8 bit Bus	00 : 2 01 : 1 10 : 1 11 : 0	WAIT WAIT + n	01 : 400 10 : 800	10H to 7FFFH 1000H to 1000H to 1000H to
			B1E		B1CAS	B1BUS	B1W1	B1W0	B1C1	B1C0
	Block1		W		W	W	W	W	W	W
B1CS	Block1 CS/WAIT		0		0	0	0	0	0	0
ВТОЗ	control register	000911	1 : Master bit of bit 0 to 6		0 : <u>CS1</u> 1 : <u>CAS1</u>	0 : 16 bit Bus 1 : 8 bit Bus	00 : 2 01 : 1 10 : 1 11 : 0	WAIT WAIT + n	01 : 400 10 : 800	0H to 7FFFH 0000H to 0000H to 0000H to
			B2E		B2CAS	B2BUS	B2W1	B2W0	B2C1	B2C0
	Block2		W		W	W	W	W	W	W
B2CS	Block2 CS/WAIT	006AH	1		0	0	0	0	0	0
D200	control register	OUDAIT	1 : Master bit of bit 0 to 6		0 : <u>CS2</u> 1 : <u>CAS2</u>	0 : 16 bit Bus 1 : 8 bit Bus	00 : 2 01 : 1 10 : 1 11 : 0	WAIT WAIT +n	10 : 800	10H to 1000H to 1000H to 10000H to

Note: Only block 2 is enable (16-bit data bus, 2-wait mode) after reset.

Table 3.6 (2) Dynamic Bus Sizing

Operand	Operand	Memory	ODU Address	CPU	Data
Data Size	Start Address	Data Size	CPU Address	D15 to D8	D7 to D0
	2n + 0	8 bits	2n + 0	XXXXX	b7 to b0
8 bits	(even number)	16 bits	2n + 0	XXXXX	b7 to b0
	2n + 1	8 bits	2n + 1	XXXXX	b7 to b0
	(odd number)	16 bits	2n + 1	b7 to b0	XXXXX
	2n + 0	8 bits	2n + 0 2n + 1	XXXXX XXXXX	b7 to b0 b15 to b8
	(even number)	16 bits	2n + 0	b15 to b8	b7 to b0
16 bits	2n + 1	8 bits	2n + 1 2n + 2	XXXXX XXXXX	b7 to b0 b15 to b8
	(odd number)	16 bits	2n + 1 2n + 2	b7 to b0 xxxxx	xxxxx b15 to b8
	2n + 0 (even number)	8 bits	2n + 0 2n + 1 2n + 2 2n + 3	XXXXX XXXXX XXXXX	b7 to b0 b15 to b8 b23 to b16 b31 to b24
22 hita	(GVGIT Hulliber)	16 bits	2n + 0 2n + 2	b15 to b8 b31 to b24	b7 to b0 b23 to b16
32 bits	2n + 1 (odd number)	8 bits	2n + 1 2n + 2 2n + 3 2n + 4	XXXXX XXXXX XXXXX	b7 to b0 b15 to b8 b23 to b16 b31 to b24
	(out number)	16 bits	2n + 1 2n + 2 2n + 4	b7 to b0 b23 to b16 xxxxx	xxxxx b15 to b8 b31 to b24

xxxxx: During a read, data input to the bus is ignored. At write, the bus is at high impedance and the write strobe signal remains non-active.


3.6.3 Chip Select Image

An image of the actual chip select is shown below. Out of the whole memory area, address areas that can be specified are divided into four parts. Addresses from 000000H to 3FFFFH are divided differently: 7F00H to 7FFFH is specified for CS0; 880H to 7FFFH, for CS1; and 8000H to 3FFFFFH, for CS2. The reason is that a device other than ROM (i.e., RAM or I/O) might be connected externally.

7F00 to 7FFFH (256 bytes) for CS0 are mapped mainly for possible expansions to external I/O.

880H to 7FFFH (approximately 31K bytes) for CS1 are

mapped there mainly for possible extensions to external RAM. 8000H to 3FFFFFFH (approximately 4M bytes) for CS2 are mapped mainly for possible extensions to external ROM. After reset, CS2 is enabled in 16-bit bus and 2-wait. With the TMP93CM41, which does not have a built-in ROM, the program is externally read at address 8000H in this setting (16-bit bus, 2-wait). With the TMP93CM40, which has a built-in ROM, addresses from 8000H to FFFFFH are used as the internal ROM area; CS2 is disabled in this area. After reset, the CPU reads the program from the built-in ROM in 16-bit bus, 0-wait mode.



- Note 1: Access priority is highest for built-in I/O, then built-in memory, and lowest for the chip select/wait controller.
- Note 2: External areas other than $\overline{\text{CS0}}$ to $\overline{\text{CS2}}$ are accessed in 16-bit data bus (0 wait) mode. When using the chip select/wait controller, do not specify the same address area more than once. (However, when addresses 7F00H to 7FFFH for CS0 and 880H to 7FFFH for CS1 are specified, in other words, specifications overlap, only the CS0 setting / pin is active.)
- Note 3: When the bus is released (\overline{BUSAK} ="0"), \overline{CSO} to $\overline{CS2}$ pins are also released (the output buffer is OFF). Refer to \lceil Note about the bus release \rfloor in 3.5 Functions of Ports about the state of pins.

3.6.4 Example of Usage

(1) Example of Usage - 1

Figure 3.6 (1) is an example in which an external memory is connected to the TMP93CM41. In this example, a ROM is connected using 16-bit Bus; a RAM is connected using 8-bit Bus.




Figure 3.6 (1). Example of External Memory Connection (ROM = 16 bits, RAM and I/O = 8 bits)

Resetting sets pins $\overline{\text{CS0}}$ to $\overline{\text{CS2}}$ to input port mode. $\overline{\text{CS0}}$ and $\overline{\text{CS1}}$ are set high due to an internal pull-up

resistor; $\overline{\text{CS2}}$, low due to an internal pull-down resistor. The program used to set these pins is as follows:

```
P4CR
      EQU
              0EH
      EQU
              10H
P4FC
BOCS
      EQU
              68H
B1CS
      EQU
              69H
B2CS
      EQU
              6AH
       (BOCS),1X010000B
                            ; CS0 = 8 bit, 2WAIT, 7F00H to 7FFFH
LD
                            ; CS1 = 8 bit, 0WAIT, 880H to 7EFFH
LD
       (B1CS), 1X011100B
       (B2CS),1X000100B
                            ; CS2 = 16 bit, 1WAIT, 8000H to 3FFFFFH
LD
LD
       (P4CR), XXXXX111B
                              CSO, CS1, CS2 output mode setting
       (P4FC), XXXXX111B
LD
(Note) X: don't care
```

(2) Example of Usage - 2

Figure 3.6 (2) is an example in which an external mem-

ory is connected to the TMP93CM41. In this example, a ROM, a RAM, and I/O are connected using 8-bit bus.




Figure 3.6 (2). Example of External Memory Connection (ROM and RAM and I/O = 8 bits)

Resetting sets pins $\overline{\text{CS0}}$ to $\overline{\text{CS2}}$ to input port mode. $\overline{\text{CS0}}$ and $\overline{\text{CS1}}$ are set high due to an internal pull-up

resistor; $\overline{\text{CS2}}$, low due to an internal pull-down resistor. The program used to set these pins is as follows:

```
P4CR
      EQU
               0EH
P4FC
      EQU
               10H
B0CS
      EQU
               68H
B1CS
      EQU
               69H
B2CS
      EQU
               6AH
                            ; CS0 = 8 bit, 2WAIT, 7F00H to 7FFFH
LD
       (BOCS), 1X0X0000B
                             ; CS1 = 8 bit, 0WAIT, 880H to 7EFFH
LD
       (B1CS), 1X0X1100B
       (B2CS),1X0X0100B
                            ; CS2 = 8 bit, 1WAIT, 8000H to 3FFFFFH
LD
LD
       (P4CR), XXXXX111B
                              CSO, CS1, CS2 output mode setting
       (P4FC), XXXXX111B
```

(Note)X : don't care

3.7 8-bit Timers

TMP93CM40/M41 contains two 8-bit timers (timers 0 and 1), each of which can be operated independently. The cascade connection allows these timers to be used as 16-bit timer. The following four operating modes are provided for the 8-bit timers.

- 8-bit interval timer mode (2 timers)
- 16-bit interval timer mode (1 timer)
- 8-bit programmable square wave pulse generation (PPG: variable duty with variable cycle) output mode (1 timer)
- 8-bit pulse width modulation (PWM: variable duty with con-

stant cycle) output mode (1 timer)

Figure 3.7 (1) shows the block diagram of 8-bit timer (timer 0 and timer 1).

Each interval timer consists of an 8-bit up-counter, 8-bit comparator, and 8-bit timer register. Besides, one timer flip-flop (TFF1) is provided for pair of timer 0 and timer 1.

Among the input clock sources for the interval timers, the internal clocks of ϕ T1, ϕ T4, ϕ T16, and ϕ T256 are obtained from the 9-bit prescaler shown in Figure 3.7 (2).

The operation modes and timer flip-flops of the 8-bit timer are controlled by three control registers TMOD, TFFCR, and TRUN.




Figure 3.7 (1). Block Diagram of 8-Bit Timers (Timers 0 and 1)

Prescaler

Figure 3.7 (2) shows the block digram. Table 3.7 (1) shows prescaler clock resolution to 8, 16 bit Timer.

There are 9 bit prescaler and prescaler clock selection register to generate input clock for 8 bit Timer 0, 1, 16 bit Timer 4, 5 and Serial Interface.




Figure 3.7 (2). Prescaler Block Diagram

Table 3.7 (1) Prescaler Clock Resolution to 8, 16 bit Timer

at fc = 16 MHz, fs = 32 kHzPrescaler Clock Resolution Select system Select prescaler Gear value clock <SYSCK> <GEAR2:0> <PRCK1, 0> φT4 φT16 φT256 φT1 fs/₂₇ (4 ms) fs/211 (64 ms) 1 (fs) fs/23 (250 μs) fs/25 (1 ms) 000 (fc) fc/23 (0.5 μs) fc/25 (2 μs) fc/27 (8 μs) fc/211 (128 µs) fc/212 (256 μs) იი 001 (fc/2) fc/₂4 (1 μs) fc/₂₆ (4 μs) fc/₂₈ (16 μs) (f_{FPH}) 0 (fc) 010 (fc/4) fc/25 (2 μs) fc/27 (8 μs) fc/29 (32 μs) fc/₂₁₃ (512 μs) fc/214(1.024 ms) 011 (fc/8) fc/₂₆ (4 µs) fc/28 (16 µs) fc/₂₁₀ (64 μs) 100 (fc/16) fc/₂₁₁ (128 μs) fc/215 (2.048 ms) fc/27 (8 μs) fc/29 (32 μs) 01 fs/211 (64 ms) fs/23 (250 μs) fs/25 (1 ms) fs/27 (4 ms) XXX XXX10 (note) fc/₂₁₁ (128 μs) fc/215(2.048 ms) fc/₂7 (8 μs) fc/29 (32 μs) XXX XXX(fc/16 clock) XXX : don't care - 16 bit Timer (Note) The fc/16 clock as a prescaler clock can not be 8 bit Timer used when the fs is used as a system clock.

The 1/4 times clock selected among f_{FPH} clock is input to this prescaler. This is selected by prescaler clock selection register SYSCR0 <PRCK1: 0>.

Resetting sets <PRCK1 : 0> to "00", therefore, $f_{\mbox{\scriptsize FPH}}\,/4$ clock is input.

The 8 bit Timer 0, 1 uses 4 types of clock: øT1, øT4, øT16, and øT256 among the prescaler output.

The prescaler can be run or stopped by the timer control register TRUN <PRRUN>. Counting starts when <PRRUN> is set to "1", while the prescaler is cleared to zero and stops operation when <PRRUN> is set to "0".

When the IDLE1 mode (operates only oscillator) is used, set TRUN <PRRUN> to "0" to stop this prescaler before "HALT" instruction is executed.

2 Up-counter

This is an 8-bit binary counter which counts up by the input clock pulse specified by TMOD.

The input clock of timer 0 is selected from the external clock from T10 pin and the three internal clocks ϕ T1, ϕ T4, and ϕ T16, according to the set value of TMOD register.

The input clock of timer 1 differs depending on the operation mode. When set to 16-bit timer mode, the overflow output of timer 0 is used as the input clock. When set to any other mode than 16-bit timer mode, the input clock is selected from the internal clocks ϕ T1, ϕ T16, and ϕ T256 as well as the comparator output (match detection signal) of timer 0 according to the set value of TMOD register.

Example: When TMOD <T10M1,0> = 01, the overflow output of timer 0 becomes the input clock of timer 1 (16 bit timer mode). When TMOD <T10M1,0> = 00 and TMOD <T1CLK1, 0> = 01, ϕ T1 becomes the input of timer 1 (8 bit timer mode).

Operation mode is also set by TMOD register. When reset, it is initialized to TMOD <T01M1, 0> = 00 whereby the up-counter is placed in the 8-bit timer mode.

The counting and stop and clear of up-counter can be controlled for each interval timer by the timer operation control register TRUN. When reset, all up-counters will be cleared to stop the timers.

3 Timer register

This is an 8-bit register for setting an interval time. When the set value of timer registers TREGO, TREG1, matches the value of up-counter, the comparator match detect signal becomes active. If the set value is 00H, this signal becomes active when the up-counter overflows.

Timer register TREG0 is of double buffer structure, each of which makes a pair with register buffer.

The timer flip-flop control register TFFCR <DBEN> bit controls whether the double buffer structure in the

TREGO should be enabled or disabled. It is disabled when <DBEN> = 0 and enabled when they are set to

In the condition of double buffer enable state, the data is transferred from the register buffer to the timer register when the 2^n - 1 overflow occurs in PWM mode, or at the PPG cycle in PPG mode. Therefore, during timer mode, the double buffer cannot be used.

When reset, it will be initialized to <DBEN> = 0 to disable the double buffer. To use the double buffer, write data in the timer register, set <DBEN> to 1, and write the following data in the register buffer.




Figure 3.7 (3). Configuration of Timer Register 0

Note: Timer register and the register buffer are allocated to the same memory address. When <DBEN> = 0, the same value is written in the register buffer as well as the timer register, while when <DBEN> = 1 only the register buffer is written.

The memory address of each timer register is as follows.

TREG0: 000022H TREG1: 000023H

All registers are write-only and cannot be read.

4 Comparator

A comparator compares the value in the up-counter with the values to which the timer register is set. When they match, the up-counter is cleared to zero and an interrupt signal (INTTO, INTT1) is generated. If the timer flip-flop inversion is enabled, the timer flip-flop is inverted at the same time.

⑤ Timer flip-flop (timer F/F: TFF1)

The status of the timer flip-flop is inverted by the match detect signal (comparator output) of each interval timer and the value can be output to the timer output pins TO1 (also used as P71).

A timer F/F is provided for a pair of timer 0 and timer 1 and is called TFF1. TFF1 is output to TO1 pin.




Figure 3.7 (4). Timer Operation Control Register/System Clock Control Register




Figure 3.7 (5). Timer Mode Control Register (TMOD)




Figure 3.7 (6). Timer Flip-Flop Control Register (TFFCR)

The operation of 8-bit timers will be described below:

(1) 8-bit timer mode

Two interval timers 0, 1, can be used independently as 8-bit interval timer. All interval timers operate in the same manner, and thus only the operation of timer 1 will be explained below.

① Generating interrupts in a fixed cycle

To generate timer 1 interrupt at constant intervals using timer 1 (INTT1), first stop timer 1 then set the operation mode, input clock, and a cycle to TMOD and TREG1 register, respectively. Then, enable interrupt INTT1 and start the counting of timer 1.

Example: To generate timer 1 interrupt every 40

microseconds at fc = 16 MHz, set each register in the following manner.

Clock Condition

system clock : low frequency (fs)

clock gear : xxx

prescaler clock: low frequency (fs)

MSB LSB 7 6 5 4 3 2 1 0 Stop timer 1, and clear it to "0". ← - X - - - 0 -TRUN ← 0 0 X X 0 1 - -Set the 8-bit timer mode, and select ϕ T16 (4 ms at fs = 32 kHz) TMOD as the input clock. TREG1 ← 1 1 1 1 1 0 1 0 Set the timer register 1 s $\div \phi$ T16 = 250 = FAH INTET10 ← 1 1 0 1 - - - -Enable INTT1, and set it to "Level 5". + 1 X - - - 1 -Start timer 1 counting.

Note: \times : don't care -; no change

Use the following table for selecting the input clock.

Table 3.7 (1) 8-Bit Timer Interrupt Cycle and Input Clock

Input Clock	Interrupt Cycle (at fc = 16MHz)	Resolution	Interrupt Cycle (at fc = 20MHz)	Resolution
φT1 (8/fc)	0.5µs ~ 128µs	0.5µs	0.4µs ~ 102.4µs	0.4µs
φT4 (32/fc)	2µs ~ 512µs	2µs	1.6µs ~ 409.6µs	1.6µs
φT16 (128/fc)	8μs ~ 2.048ms	8µs	6.4µs ~ 1.638ms	6.4µs
φT256 (2048/fc)	128µs ~ 32.708ms	128µs	102.4μs ~ 2.621ms	128µs

Note: The input clock of timer 0 and timer 1 are different from as follows:

Timer 0: TIO input, ϕ T1, ϕ T4, ϕ T16

Timer 1: Match Output of Timer 0, ϕ T1, ϕ T16, ϕ T256

2 Generating a 50% duty square wave pulse

The timer flip-flop (TFF1) is inverted at constant intervals, and its status is output to timer output pin (TO1).

Example: To output a 3.0µs square wave pulse from TO1 pin at fc = 16MHz, set each register in the following procedures. Either timer 0 or timer 1 may be used, but this example uses timer 1.




Figure 3.7 (7). Square Wave (50% Duty) Output Timing Chart

Making timer 1 count up by match signal from timer 0 comparator

Set the 8-bit timer mode, and set the comparator output of timer 0 as the input clock to timer 1.




Figure 3.7 (8). Timer 1 Count Up by Timer 0

Output inversion with software

The value of timer flip-flop (TFF1) can be inverted, independent of timer operation.

Writing "00" into TFFCR <TFF1C1, 0> (memory address: 000025h of bit 3 and bit 2) inverts the value of TFF1.

⑤ Initial setting of timer flip-flop (TFF1)

The value of TFF1 can be initialized to "0" or "1", independent of timer operation.

For example, write "10" in TFFCR <TFF1C1, 0> to clear TFF1 to "0", while write "01" in TFFCR <TFF1C1, 0> to set TFF1 to "1".

Note: The value of timer register cannot be read.

(2) 16-bit timer mode

A 16-bit interval timer is configured by using the pair of timer 0 and timer 1.

To make a 16-bit interval timer by cascade connecting timer 0 and timer 1, set timer 0/timer 1 mode register TMOD <T10M1, 0> to "0, 1".

When set in 16-bit timer mode, the overflow output of timer 0 will become the input clock of timer 1, regardless of the set value of TMOD <T1CLK1, 0>. Table 3.7 (2) shows the relation between the cycle of timer (interrupt) and the selection of input clock.

Table 3.7 (2)

Input Clock	Interrupt Cycle (at fc = 16MHz)	Resolution	Interrupt Cycle (at fc = 20MHz)	Resolution
φT1 (8/fc)	0.5µs ~ 32.786ms	0.5µs	0.4µs ~ 26.214ms	0.4µs
φT4 (32/fc)	2μs ~ 131.072ms	2µs	1.6µs ~ 104.857ms	1.6µs
φT16 (128/fc)	8µs ~ 524.288ms	8µs	6.4µs ~ 419.430ms	6.4µs

The lower 8 bits of the timer (interrupt) cycle are set by the timer register TREG0, and the upper 8 bits are set by TREG1. Note that TREG0 always must be set first. (Writing data into TREG0 disables the comparator temporarily, and the comparator is restarted by writing data into TREG1.)

Setting example: To generate an interrupt INTT1

every 0.5 seconds at fc = 16MHz, set the following values for timer registers TREG0 and TREG1.

Clock Condition

system clock : High Frequency (fc)

clock gear : 1 (fc)

prescaler clock: system clock (fsys)

When counting with input clock of ϕ T16 (8 μ s @ 16MHz)

$$0.5 \sec \div 8 \mu s = 62500 = F424H$$

Therefore, set TREG1 = F4H and TREG0 = 24H, respectively.

The comparator match signal is output from timer 0 each time the up-counter UC0 matches TREGO, where the up-counter UC0 is not to be cleared.

With the timer 1 comparator, the match detect signal

is output at each comparator timing when up-counter UC1 and TREG1 values match. When the match detect signal is output simultaneously from both comparators of timer 0 and timer 1, the up-counters UC0 and UC1 are cleared to "0", and the interrupt INTT1 is generated. If inversion is enabled, the value of the timer flip-flop TFF1 is inverted.

Example: When TREG1 = 04H and TREG0 = 80H



Figure 3.7 (9). Output Timer by 16-Bit Timer Mode

(3) 8-bit PPG (Programmable Pulse Generation) Output mode

Square wave pulse can be generated at any frequency and duty by timer 0 and timer 1. The output pulse may be either low-active or high-active. In this mode, timer 1 cannot be used.

Timer 0 outputs pulse to TO1 pin (also used as P70). In this mode, a programmable square wave is generated by inverting timer output each time the 8-bit up-

counter (UC0) matches the timer registers TREG0 and TREG1.

However, it is required that the set value of TREG0 is smaller than that of TREG1.

Though the up-counter (UC1) of timer 1 is not used in this mode, UC1 should be set for counting by setting TRUN <T1RUN> to 1.

Figure 3.7 (11) shows the block diagram for this mode.




Figure 3.7 (10). 8-Bit PPG Output Waveforms




Figure 3.7 (11). Block Diagram of 8-Bit PPG Output Mode

When the double buffer of TREG0 is enabled in this mode, the value of register buffer will be shifted in TREG0 each time TREG1 matches UC0.

Use of the double buffer makes easy handling of low duty waves (when duty is varied).





Figure 3.7 (12). Operation of Register Buffer

Example: Generating 1/4 duty 50kHz pulse (at fc = 16MHz)



※ Clock Condition

system clock : High Frequency (fc)

 $clock\ gear \qquad : \quad 1\ (fc)$

prescaler clock: system clock (fsys)

• Calculate the value to be set for timer register. To obtain the frequency 50kHz, the pulse cycle t should be: $t = 1/50kHz = 20\mu s$.

Given $\phi T1 = 0.5 \mu s$ at 16MHz),

 $20\mu s \div 0.5\mu s = 40$

Consequently, to set the timer register 1 (TREG1) to

TREG1 = 40 = 28H and then duty to 1/4, t x 1/4 =

 $20\mu s \times 1/4 = 5\mu s$

 $5\mu s \div 0.5\mu s = 10$

Therefore, set timer register 0 (TREG0) to TREG0 = 10

= 0AH.

```
7 6 5 4 3 2 1 0
TRUN ← - X - - - - 0 0
                                    Stop timer 0, and clear it to "0".
TMOD \leftarrow 1 0 X X X X 0 1
                                    Set the 8-bit PPG mode, and select \phiT1 as input clock.
TREGO ← 0 0 0 0 1 0 1 0
                                    Write "0AH".
TREG1 + 0 0 1 0 1 0 0 0
                                    Write "28H".
                                    Sets TFF1 and enable the inversion and double buffer
TFFCR \leftarrow - - - 1 0 1 1 X
                                   ➤ Writing "10" provides negative logic pulse.
P7CR \leftarrow X X X X - - 1 -
                                    Set P71 as the TO1 pin.
P7FC \leftarrow X X X X - - 1 X
TRUN \leftarrow 1 X - - - 1 1
                                    Start timer 0 and timer 1 counting.
```

Note: X; don't care -; no change

(4) 8-bit PWM Output mode

This mode is valid only for timer 0. In this mode, maximum 8-bit resolution of PWM pulse can be output. PWM pulse is output to TO1 pin (also used as P71) when using timer 0. Timer 1 can also be used as 8-bit timer.

Timer output is inverted when up-counter (UC0) matches the set value of timer register TREG0 or when 2n - 1 (n = 6, 7, or 8; specified by T01MOD < PWM01,

0>) counter overflow occurs. Up-counter UC0 is cleared when 2n - 1 counter overflow occurs. For example, when n = 6, 6-bit PWM will be output, while when n = 7, 7-bit PWM will be output.

To use this PWM mode, the following conditions must be satisfied.

(Set value of timer register) <(Set value of 2ⁿ - 1

counter overflow)

(Set value of timer register \neq 0)




Figure 3.7 (13). 8-Bit PWM Waveforms

Figure 3.7 (14) shows the block diagram of this mode.




Figure 3.7 (14). Block Diagram of 8-Bit PWM Mode

In this mode, the value of register buffer will be shifted in TREG0 if 2^n - 1 overflow is detected when the double buffer of TREG0 is enabled.

Use of the double buffer makes easy the handling of small duty waves.





Figure 3.7 (15). Operation of Register Buffer

Example: To output the following PWM waves to TO1 pin at fc = 16MHz.



Clock Condition

system clock : High Frequency (fc)

clock gear : 1 (fc)

prescaler clock: system clock (fsys)

To realize 63.5 μ s of PWM cycle by ϕ T1 = 0.5 μ s (@ fc = 16MHz),

$$63.5\mu s \div 0.5\mu s = 127 = 2^7 - 1$$

Consequently, n should be set to 7. As the period of low level is 36 μ s, for ϕ T1 = 0.5 μ s, set the following value for TREG0:

$$36\mu s \div 0.5\mu s = 72 = 48H$$

```
MSB
                        LSB
        7 6 5 4 3 2 1 0
TRUN \leftarrow - X - - - - 0
                                  Stop timer 0, and clear it to "0".
TMOD ← 1 1 1 0 - - 0 1
                                  Set 8-bit PWM mode (cycle: 27 - 1) and select \phi T1 as the input
                                   clock.
TREG0 ← 0 1 0 0 1 0 0 0
                                   Writes "48H".
                                   Clears TFF1, enable the inversion and double buffer.
TFFCR ← X X X X 1 0 1 X
P7CR \leftarrow X X X X - - 1 -
                                   Set P71 as the TO1 pin.
P7FC \leftarrow X X X X - - 1 X
                                   Start timer 0 counting.
TRUN \leftarrow 1 X - - - - 1
Note: X; don't care -; no change
```

Table 3.7 (3) PWM Cycle

at fc = 16 MHz, fs = 32 kHz

	select system clock <sysck></sysck>	Gear value <gear2 0="" :=""></gear2>	PWM Cycle								
select prescaler clock <prck1, 0=""></prck1,>			26 - 1		27 - 1			28 - 1			
			φT1	φT4	øT16	φT1	φT4	φT16	φT1	φT4	φT16
	1 (fs)	xxx	15.75 ms	63.00 ms	252.00 ms	31.75 ms	127.00 ms	508.00 ms	63.75 ms	255.00 ms	1.02 s
	0 (fc)	000 (fc)	31.5 μs	126.0 µs	504.0 μs	63.5 μs	254.0 μs	1.02 ms	127.5 μs	510.0 μs	2.04 ms
00		001 (fc/2)	63.0 µs	252.0 μs	1.01 ms	127.0 μs	508.0 μs	2.03 ms	255.0 μs	1.02 ms	4.08 ms
(f _{FPH})		010 (fc/4)	126.0 μs	504.0 μs	2.02 ms	254.0 μs	1.02 ms	4.06 ms	510.0 μs	2.04 ms	8.16 ms
		011 (fc/8)	252.0 μs	1.01 ms	4.03 ms	508.0 μs	2.03 ms	8.13 ms	1.02 ms	4.08 ms	16.32 ms
		100 (fc/16)	504.0 μs	2.02 ms	8.06 ms	1.02 ms	4.06 ms	16.26 ms	2.04 ms	8.16 ms	32.64 ms
01 (low frequency clock)	xxx	xxx	15.75 ms	63.00 ms	252.00 ms	31.75 ms	127.00 ms	508.00 ms	63.75 ms	255.00 ms	1.02 s
10 (fc/ ₁₆ clock)	xxx	xxx	504.0 µs	2.02 ms	8.06 ms	1.02 ms	4.06 ms	16.26 ms	2.04 ms	8.16 ms	32.64 ms

XXX : don't care

(5) Table 3.7 (4) shows the list of 8-bit timer modes.

Table 3.7 (4) Timer Mode Setting Registers

Register name		TFFCR			
Name of function in	T10M	PWMM	T1CLK	T0CLK	TFF1IS
Function	Timer mode	PWM0 cycle	Upper timer input clock	Lower timer input clock	Timer F/F invert signal select
16-bit timer mode	01	_	-	External clock, φT1, φT4, φT16 (00, 01, 10, 11)	-
8-bit timer × 2 channels	00	-	Lower timer match:	External clock, φT1, φT4, φT16 (00, 01, 10, 11)	0: Lower timer output 1: Upper timer output
8-bit PPG × 1channel	10	-	-	External clock, φT1, φT4 , φT16 (00, 01, 10, 11)	-
8-bit PWM × 1channel	11	2 ⁶ -1, 2 ⁷ -1, 2 ⁸ -1 (01, 10, 11)	-	External clock, φT1,φT4,φT16 (00, 01, 10, 11)	-
8-bit timer × 1channel	11	-	φT1, φT16, φT256 (01, 10, 11)	-	Output disabled

Note:-; Don't care

3.8 8-Bit PWM Timer

The TMP93CM40/TMP93CM41 has two built-in 8-bit PWM timers (timers 2 and 3).

They have two operating modes.

- 8-bit PWM (pulse width modulation: variable duty at fixed interval) output mode
- 8-bit interval timer mode

Figure 3.8 (1), (2) are block diagrams of the 8-bit PWM timer (timers 2 and 3).

PWM timers consist of an 8-bit up-counter, 8-bit comparator, and 8-bit timer register. Two timer flip-flops (TFF2 for timer 2 and TFF3 for timer 3) are provided.

Input clocks ϕ P1, ϕ P4, and ϕ P16 for the PWM timers can be obtained using the built-in prescaler.

PWM timer operating mode and timer flip-flops are controlled by four control registers (P0MOD, P1MOD, PFFCR, and TRUN).

PWM timer 0 and 1 can be used independently.
All PWM timers operate in the same manner, thus, only the operation of PWM timer 0 will be explained below.




Figure 3.8 (1). Block Diagram of 8-Bit PWM Timer 0 (Timer 2)




Figure 3.8 (2). Block Diagram of 8-Bit PWM Timer 1 (Timer 3)

① Prescaler

There are 5 bit prescaler and prescaler clock selection register to generate input clock for 8 bit PWM Timer 0, 1.

Figure 3.8 (3) shows the block diagram. Table 3.8 (1) shows prescaler clock resolution to 8 bit PWM Timer 0, 1.




Figure 3.8 (3). Prescaler Block Diagram]

Table 3.8 (1) Prescaler Clock Resolution to 8 Bit PWM Timer 0, 1

at fc = 16 MHz, fs = 32 kHz

Select system	Select prescaler	Gear value	Prescaler Clock Resolution				
clock <\$Y\$CK>	clock <prck1,0></prck1,0>	<gear2:0></gear2:0>	φP1	φP4	øP16		
1 (fs)		xxx	fs/ ₂₂ (125 µs)	fs/ ₂₄ (500 μs)	fs/ ₂₆ (2 ms)		
0 (fc)]	000 (fc)	fc/ ₂ 2 (0.25 μs)	fc/ ₂₄ (1 μs)	fc/ ₂₆ (4 μs)		
	00 (f _{FPН})	001 (fc/2)	fc/ ₂₃ (0.5 μs)	fc/ ₂₅ (2 μs)	fc/27 (8 μs)		
		010 (fc/4)	fc/ ₂ 4 (1 μs)	fc/ ₂₆ (4 μs)	fc/ ₂₈ (16 μs)		
		011 (fc/8)	fc/ ₂₅ (2 μs)	fc/ ₂₇ (8 μs)	fc/29 (32 μs)		
		100 (fc/16)	fc/ ₂₆ (4 μs)	fc/28 (16 µs)	fc/ ₂₁₀ (64 μs)		
xxx	01 (low frequency clock)	xxx	fs/ ₂₂ (125 μs)	fs/ ₂₄ (500 μs)	fs/ ₂₆ (2 ms)		
xxx	10 (^{fc} / ₁₆ clock)	xxx	fc/ ₂₆ (4 µs)	fc/ ₂₈ (16 μs)	fc/ ₂₁₀ (64 μs)		
***************************************	XXX : don't car	e					

 $(Note) \qquad The \ fc/16 \ clock \ as \ a \ prescaler \ clock \ can \ not \ be \ used \\ when \ the \ fs \ is \ used \ as \ a \ system \ clock.$

The 1/2 times clock selected among f_{PPH} clock, fc/16 clock, and fs clock is input to this prescaler. This is selected by prescaler clock selection register SYSCR0 <PRCK1 : 0>.

Resetting sets <PRCK1 : 0> to "00", therefore, $f_{FPH}/2$ clock is input. The register TRUN <PRRUN> which controls this prescaler is also used at 9 bit prescaler. So, this prescaler cannot be operated independently. The 8 bit Timer 0, 1 uses 3 types of clock: \emptyset P1, \emptyset P4, and \emptyset P16 among the prescaler outputs.

The prescaler can be run or stopped by TRUN <PRRUN> described of the 8 bit Timer.

Counting starts when <PRRUN> is set to "1", while the prescaler is cleared to zero and stops operation when <PRRUN> is set to "0".

When the IDLE1 mode (operates only oscillator) is used, set TRUN <PRRUN> to "0" to stop this prescaler before "HALT" instruction is executed.

② Up-counter

An 8-bit binary counter which counts up using the input clock specified by PWM mode register P0MOD <T2CLK1:0>.

The input clock for the PWM0 is selected from the internal clocks ϕ P1, ϕ P4, and ϕ P16 (PWM dedicated prescaler output) depending on the <T2CLK1:0>. Operating mode is also set by P0MOD <PWM0M>. At reset, they are initialized to "0", thus, the up-counter is

in PWM mode. In PWM mode, the up-counter is cleared when a 2ⁿ - 1 overflow occurs; in timer mode, the up-counter is cleared at compare and match. Count/stop and clear of the up-counter can be controlled for each PWM timer using the timer operation control register TRUN. Resetting clears all up-counters and stops timers.

3 Timer registers

The 8-bit register is used for setting an interval time. When the value set in the timer register (TREG 2) matches the value in the up-counter, the match detect signal of the comparator becomes active.

Timer register TREG2 is paired with register buffer to make a double buffer structure.

TREG2 is a double buffer enable/disable controlled by POMOD <DB2EN>: disabled when <DB2EN> = 0, enabled when <DB2EN> = 1.

Data is transferred from register buffer to timer when a 2^n - 1 overflow occurs in the PWM mode, or when compare and match occurs in 8-bit timer mode. That is, with a PWM timer, the timer mode can be operated in double buffer enable state, unlike timer mode for timers 0 and 1.

At reset, <DB2EN> is initialized to 0 to disable double buffer. To use double buffer, write the data in the timer register at first, then set <DB2EN> to 1, and write the following data in the register buffer.




Figure 3.8 (4). Structure of Timer Registers 2

Note: The timer register and register buffer are allocated to the same memory address. When <DB2EN> = 0, the same value is written to both register buffer and timer register. When <DB2EN> = 1, the value is written to the register buffer only.

Memory addresses of the timer registers are as follows:

TREG2: 000026H

TREG3: 000027H

Both timer registers are write only; however, register buffer values can be read when reading the above addresses.

4 Comparator

Compares the value in the up-counter with the value in the timer register (TREG2). When they match, the

comparator outputs the match detect signal. A timer interrupt (INTT2) is generated at compare and match if the interrupt select bit <PWM0INT> of the mode register (P0M0D) is set to 1. In timer mode, the comparator clears the up-counter to 0 at compare and match. It also inverts the value of the timer flip-flop if timer flip-flop invert is enabled.

⑤ Timer flip-flop

The value of the timer flip-flop is inverted by the match detect signal (comparator output) of each interval timer or 2^n - 1 overflow. The value can be output to the timer output pin TO2 (also used as P72).




Figure 3.8 (5). 8-Bit PWM0 Mode Control Register




Figure 3.8 (6). 8-Bit PWM1 Mode Control Register




Figure 3.8 (7). 8-Bit PWM F/F Control Register




Figure 3.8 (8). Timer Operation Control Register/System Clock Control Register

The following explains PWM timer operations.

(1) PWM timer mode

PWM output changes under the following two conditions

Condition 1:

- TFF2 is cleared to 0 when the value in the upcounter (UC2) and the value set in the TREG2 match.
- TFF2 is set to 1 when a 2ⁿ 1 counter overflow (n = 6, 7, or 8) occurs.

Condition 2:

- TFF2 is set to 1 when the value in the up-counter (UC2) and the value set in TREG2 match.
- TFF2 is cleared to 0 when a 2ⁿ 1 counter overflow (n = 6, 7, or 8) occurs.

The up-counter (UC2) is cleared by a 2^n - 1 counter overflow.

The PWM timer can output 0% to 100% duty pulses because a 2^n - 1 counter overflow has a higher priority. That is, to obtain 0% output (always low), the mode used to set TFF2 to 0 due to overflow (PFFCR <FF2TRG1, 0> = 1, 0) must be set and 2^n - 1 (value for overflow) must be set in TREG2. To obtain 100% output (always high), the mode must be changed: PFFCR <FF2TRG1, 0> = 1,1 then the same operation is required.




Figure 3.8 (9). Output Waves in PWM Timer Mode

Note: The above waves are obtained in a mode where the F/F is set by a match with the timer register (TREG) and reset by an overflow.

Figure 3.8 (10) is a block diagram of this mode.




Figure 3.8 (10). Block Diagram of PWM Timer Mode (PWM0)

In this mode, enabling double buffer is very useful. The register buffer value shifts into TREG2 when a 2ⁿ -1 overflow is detected, when double buffer is enabled.

Using double buffer makes handling small duty waves easy.




Figure 3.8 (11). Register Buffer Operation

Example: To output the following PWM waves to TO2 pin using PWM0 at fc = 16MHz.

To implement 31.75 μ s PWM cycle by ϕ P1 = 0.25 μ s (@ fc = 16MHz)


$$31.75\mu s \div 0.25\mu s = 127 = 2^7 -1.$$

Clock Condition

system clock : High frequency (fc)

clock gear : 1 (fc)

prescaler clock : system clock (fsys)



Consequently, set n to 7.

Since the low level cycle = $15\mu s$; for $\phi P1 = 0.25\mu s$

$$15\mu s \div 0.25 = 60 = 3CH$$

set the 3CH in TREG2.

```
7 6 5 4 3 2 1 0
TRUN ← - X - - - 0 - -
                                 Stops PWM0 and clears it to 0.
POMOD ← - 0 0 0 0 0 1
                                 Sets PWM (27-1) mode, input clock \phiP1, overflow
                                 interrupt, and disables double buffer.
TREG2 \leftarrow 0 0 1 1 1 1 0 0
                                 Writes 3CH.
POMOD ← - 1 0 0 0 0 0 1
                                 Enables double buffer.
PFFCR ← - - - 0 1 1 0
                                 Sets TFF2 and a mode where TFF2 is set by compare and
                                 match, and cleared by overflow.
P7CR ← X X X X - 1 - -
                                 Sets P72 as TO2 pin
P7FC \leftarrow X X X X - 1 - X
TRUN ← 1 X - - - 1 - -
                                 Starts PWM0 counting.
```

Note: X; don't care -; no change

Table 3.8 (2) PWM Cycle and 2ⁿ -1 Counter Setting

at fc = 16 MHz, fs = 32 kHz

select system clock <sysck></sysck>	select prescaler clock	Gear value <gear2 0="" :=""></gear2>	PWM Cycle								
			26 - 1			27 - 1			28 - 1		
	<prck1, 0=""></prck1,>		φP1	φP4	øP16	φP1	φP4	φP16	φP1	φP4	øP16
1 (fs)		XXX	7.88 ms	31.50 ms	126.00 ms	15.88 ms	63.50 ms	254.00 ms	31.88 ms	127.50 ms	510.00 m
	00 (f _{FPH})	000 (fc)	15.8 μs	63.0 μs	252.0 μs	31.8 µs	127.0 μs	508.0 μs	63.8 μs	255.0 μs	1.02 ms
		001 (fc/2)	31.5 μs	126.0 μs	504.0 μs	63.5 µs	254.0 μs	1.02 ms	127.5 μs	510.0 μs	2.04 ms
0 (fc)		010 (fc/4)	63.0 μs	252.0 μs	1.01 ms	127.0 μs	508.0 μs	2.03 ms	255.0 μs	1.02 ms	4.08 ms
		011 (fc/8)	127.0 μs	508.0 μs	2.03 ms	254 μs	1.02 ms	4.06 ms	510.0 μs	2.04 ms	8.16 ms
		100 (fc/16)	252.0 μs	1.01 ms	4.03 ms	508.0 μs	2.03 ms	8.13 ms	1.02 ms	4.08 ms	16.32 ms
xxx	01 (low frequency)	xxx	7.88 ms	31.50 ms	126.00 ms	15.88 ms	63.50 ms	254.00 ms	31.88 ms	127.50 ms	510.00 m:
XXX	10 (^{fc} / ₁₆ clock)	xxx	252.0 μs	1.01 ms	4.03 ms	508.0 μs	2.03 ms	8.13 ms	1.02 ms	4.08 ms	16.32 ms

XXX : don't care

(2) 8-bit timer mode

Both PWM timers can be used independently as 8-bit interval timers. Since both timers operate in exactly the same way, PWM0 (timer 2) is used for the purposes of explanation.

① Generating interrupts at a fixed interval

To generate timer 2 interrupt (INTT2) at a fixed interval

using PWM0 timer, first stop PWM0, then set the operating mode, input clock, and interval in the P0MOD and TREG2 registers. Next, enable INTT2 and start counting PWM0.

Example: To generate a timer 2 interrupt every

40μs at fc = 16MHz, set registers as fol-

lows:

※ Clock Condition

system clock : High frequency (fc)

clock gear : 1 (fc)

prescaler clock: system clock (fsys)

7 6 5 4 3 2 1 0

TRUN \leftarrow - X - - - 0 - - Stops PWM0 and clears it to 0.

POMOD \leftarrow X 0 1 1 0 0 X X Sets 8-bit timer mode and selects ϕ P1 (0.25 μ s) and

compare interrupt.

TREG2 \leftarrow 1 0 1 0 0 0 0 0 Sets 40 μ s / 0.25 μ s = A0H in timer register. INTEPW10 \leftarrow - - - - 1 1 0 0 Enables INTT2 and sets interrupt level 4.

TRUN ← 1 X - - - 1 - - Starts counting PWM0.

Note: X; don't care -; no change

Select an input clock using Table 3.8 (1).

Note: To generate interrupts in 8-bit timer mode, bit 5 (interrupt control bit

<PWM0INT> must be set to 1.

② Generating a 50% square wave

Example: To output a 3.0 \(\mu \) square wave at fc = 16MHz from TO2 pin, set register as follows:

To generate a 50% square wave, invert the timer flip-flop at a fixed interval and output the timer flip-flop value to the timer output pin (TO2).

```
Clock Condition
                                                                  High frequency (fc)
                                         system clock :
                                         clock gear
                                         prescaler clock:
                                                                  system clock (fsys)
           7 6 5 4 3 2 1 0
TRUN ← - X - - - 0 - -
                                         Stops PWM0 and clears it to 0.
\texttt{POMOD} \leftarrow \texttt{X} \texttt{ 0} \texttt{ 1} \texttt{ 1} \texttt{ 0} \texttt{ 0} \texttt{ X} \texttt{ X}
                                         Sets 8-bit timer mode and selects \phi P1 (0.25 \mu s) as the
                                         input clock.
TREG2 \leftarrow 0 0 0 0 0 1 1 0
                                         Sets 3.0 \mus / 0.25 \mus / 2 = 6 in the timer register.
PFFCR ← - - - 1 0 0 1
                                         Clears TFF2 to 0 and inverts using comparator output.
P7CR \leftarrow X X X X - 1 - -
P7FC \leftarrow X X X X - 1 - X
                                         Sets P72 as TO2 pin.
TRUN ← 1 X - - - 1 - -
                                         Starts counting PWM0.
Note: X; don't care
                            -; no change
```




Figure 3.8 (12). Square Wave (50% Duty) Output Timing Chart

114

This mode is as shown in Figure 3.8 (13) below.




Figure 3.8 (13). Block Diagram of 8-Bit Timer Mode

3.9 16-Bit Timer

TMP93CM40/TMP93CM41 contains two (timer 4 and timer 5) multifunctional 16-bit timer/event counter with the following operation modes.

- 16-bit interval timer mode
- 16-bit event counter mode
- 16-bit programmable pulse generation (PPG) mode
- Frequency measurement mode
- Pulse width measurement mode
- Time differential measurement mode

Timer/event counter consists of 16-bit up-counter, two 16-bit timer registers, two 16-bit capture registers (one of them applies double-buffer), two comparators, capture input controller, and timer flip-flop and the control circuit.

Timer/event counter is controlled by four control registers: T4MOD/T5MOD, T4FFCR/T5FFCR, TRUN and T45CR.

Figure 3.9 (1), (2) show the block diagram of 16-bit timer/event counter (timer 4 and timer 5).

Timer 4 and 5 can be used independently.

All timers operate in the same manner except the following points, thus, only Timer 4 operation will be explained below.

Different Points Between Timer 4 and 5

	Timer 4	Timer 5		
Timer Out Pin (for upper timer register)	TO5 pin (TFF5)	-		
Different Phased Pulse Output Mode	Exist	Does not exist (not TO7 pin)		




Figure 3.9 (1). Block Diagram of 16-Bit Timer (Timer 4)




Figure 3.9 (2). Block Diagram of 16-Bit Timer (Timer 5)





Figure 3.9 (3). 16-Bit Timer Mode Controller Register (T4MOD) (1/2)



CAP2T5: Invert when the up-counter value is loaded to CAP2 EQ5T5: Invert when the up-counter matches TREG5

Figure 3.9 (4). 16-Bit Controller Register (T4MOD) (2/2)




Figure 3.9 (5). 16-Bit Timer 4 F/F Control (T4FFCR)




Figure 3.9 (6). 16-Bit Timer Mode Control Register (T5MOD) (1/2)




Figure 3.9 (7). 16-Bit Timer Control Register (T5MOD) (2/2)




Figure 3.9 (8). 16-Bit Timer 5 F/F Control (T5FFCR)




Figure 3.9 (9). 16-Bit Timer (Timer 4, 5) Control Register (T45CR)




Figure 3.9 (10). Timer Operation Control Register/System Clock Control Register

① Prescaler

There are 9 bit prescaler and prescaler clock selection register to generate input clock for 8 bit Timer 0, 1, 16

bit Timer 4, 5 and Serial Inteface 0, 1. Figure 3.9 (11) shows the block diagram. Table 3.7 (1) shows prescaler clock resolution to 8, 16 bit Timer.




Figure 3.9 (11). Prescaler Block Diagram

Table 3.7 (1) Prescaler Clock Resolution to 8, 16 bit Timer

Select system clock <sysck></sysck>	select prescaler	Gear value	Prescaler Clock Resolution						
	<prck1, 0=""></prck1,>	<gear2:0></gear2:0>	φT1	φT4	øT16	φT256			
1 (fs)		xxx	fs/ ₂ 3 (250 μs)	fs/ ₂₅ (1 ms)	fs/27 (4 ms)	fs/211 (64 ms			
0 (fc)		000 (fc)	fc/ ₂₃ (0.5 μs)	fc/25 (2 μs)	fc/27 (8 μs)	fc/ ₂₁₁ (128 μ			
	00 (f _{FPH})	001 (fc/2)	fc/ ₂₄ (1 μs)	fc/26 (4 μs)	fc/ ₂₈ (16 μs)	fc/ ₂₁₂ (256 μ			
		010 (fc/4)	fc/ ₂₅ (2 μs)	fc/27 (8 μs)	fc/29 (32 μs)	fc/ ₂₁₃ (512 μ			
		011 (fc/8)	fc/ ₂₆ (4 μs)	fc/ ₂₈ (16 µs)	fc/ ₂₁₀ (64 μs)	fc/214(1.024			
		100 (fc/16)	fc/ ₂ 7 (8 μs)	fc/ ₂₉ (32 μs)	fc/ ₂₁₁ (128 μs)	fc/215(2.048			
xxx	01 (low frequency clok)	xxx	fs/23 (250 μs)	fs/25 (1 ms)	fs/ ₂₇ (4 ms)	fs/211 (64 ms			
xxx	10 (^{fc} / ₁₆ clock)	xxx	fc/ ₂₇ (8 μs)	fc/ ₂₉ (32 μs)	fc/ ₂₁₁ (128 μs)	fc/ ₂₁₅ (2.048			
S-(10 -11	XXX : don't care		-	— 16 bit Timer	·				
e fc/16 clock as a prescaler clock can not be used en the fs is used as a system clock.				— 8 bit Timer –					

The 1/4 times clock selected among 2 times system clock, fc/16 clock, and fs clock is input to this prescaler. This is selected by prescaler clock selection register SYSCR0 <PRCK1: 0>.

Resetting sets <PRCK1: 0> to "00", therefore, 2 times system clock is input.

The 16 bit Timer 4, 5 uses 3 types of clock: ØT1, ØT4, and ØT16 among the prescaler outputs.

The prescaler can be run or stopped by the timer operation control register TRUN <PRRUN>. Counting starts when <PRRUN> is set to "1", while the prescaler is cleared to zero and stops operation when <PRRUN> is set to "0".

When the IDLE1 mode (operates only oscillator) is used, set TRUN <PRRUN> to "0" to stop this prescaler before "HALT" instruction is executed.

② Up-counter

UC4 is a 16-bit binary counter which counts up according to the input clock specified by T4MOD <T4CLK1, 0> or T5MOD <T5CLK1, 0> register.

As the input clock, one of the internal clocks ϕ T1, ϕ T4, and ϕ T16 from 9-bit prescaler (also used for 8-bit

timer), and external clock from Tl4 pin (also used as P80/INT4 pin) can be selected. When reset, it will be initialized to <T4CLK1, 0> = 00 to select Tl4 input mode. Counting or stop and clear of the counter is controlled by timer operation control register TRUN <T4RUN>.


When clearing is enabled, up-counter UC4/UC5 will be cleared to zero each time it coincides matches the timer register TREG5, TREG7. The "clear enable/disable" is set by T4MOD <CLE>.

If clearing is disabled, the counter operates as a freerunning counter.

3 Timer Registers

These two 16-bit registers are used to set the interval time. When the value of up-counter UC4 matches the set value of this timer register, the comparator match detect signal will be active.

Setting data for timer register (TREG4 and TREG5) is executed using 2 byte date transfer instruction or using 1 byte date transfer instruction twice for lower 8 bits and upper 1 bits in order.



TREG4 timer register is of double buffer structure, which is paired with register buffer. The timer control register T45CR <DB4EN> controls whether the double buffer structure should be enabled or disabled. : disabled when <DB4EN> = 0, while enabled when <DB4EN> = 1.

When the double buffer is enabled, the timing to transfer data from the register buffer to the timer register is at the match between the up-counter (UC4) and timer register TREG5.

When reset, it will be initialized to <DB4EN> = 0, whereby the double buffer is disabled. To use the double buffer, write data in the timer register, set <DB4EN> = 1, and then write the following data in the register buffer.


TREG4, TREG6 and register buffer are allocated to the

same memory addresses 000030H/000031H. When <DB4EN> = 0, same value will be written in both the timer register and register buffer. When <DB4EN> = 1, the value is written into only the register buffer.

These 16-bit registers are used to hold the values of the up-counter.


Data in the capture registers should be read by a 2byte data load instruction or two 1-byte data load instruction, from the lower 8 bits followed by the upper 8 bits.

128



000044H

000045H



⑤ Capture Input Control

This circuit controls the timing to latch the value of upcounter UC4 into (CAP1, CAP2). The latch timing of capture register is controlled by register T4MOD <CAP12M1, 0>.

- When T4MOD < CAP12M1, 0> = 00 Capture function is disabled. Disable is the default on reset.
- When T4MOD < CAP12M1, 0> = 01

 Data is loaded to CAP1 at the rise edge of TI4 pin (also used as P80/INT4) input, while data is loaded to CAP2 at the rise edge of TI5 pin (also used as P81/INT5) input. (Time difference measurement)
- When T4MOD <CAP12M1, 0> = 10 Data is loaded to CAP1 at the rise edge of TI4 pin input, while to CAP2 at the fall edge. Only in this setting, interrupt INT4 occurs at fall edge. (Pulse width measurement)
- When T4MOD <CAP12M1, 0> = 11

 Data is loaded to CAP1 at the rise edge of timer flip-flop TFF1, while to CAP2 at the fall edge.

 Besides, the value of up-counter can be loaded to

Besides, the value of up-counter can be loaded to capture registers by software. Whenever "0" is written in T4MOD <CAPIN>, the current value of up-counter will be loaded to capture register CAP1. It is necessary to keep the prescaler in RUN mode (TRUN <PRRUN> to be "1").

© Comparator

These are 16-bit comparators which compare the upcounter UC4 value with the set value of (TREG4, TREG5) to detect the match. When a match is detected, the comparators generate an interrupt (INTT4, INTT5), respectively. The up-counter UC4 is cleared only when UC4 matches TREG5. (The clearing of upcounter UC4 can be disabled by setting T4MOD <CLE> = 0.)

Timer Flip-Flop (TFF4)

This flip-flop is inverted by the match detect signal from the comparators and the latch signals to the capture registers. Disable/enable of inversion can be set for each element by T4FFCR <CAP2T4, CAP1T4, EQ5T4, EQ4T4>. TFF4 will be inverted when "00" is written in T4FFCR <TFF4C1, 0>. Also it is set to "1" when "10" is written, and cleared to "0" when "10" is written. The value of TFF4 can be output to the timer output pin TO4 (also used as P82).

® Timer Flip-Flop (TFF5)

This flip-flop is inverted by the match detect signal from the comparator and the latch signal to the capture register CAP2. TFF5 will be inverted when "00" is written in T4FFCR <TFF5C1, 0>. Also it is set to "1" when "10" is written, and cleared to "0" when "10" is written. The value of TFF5 can be output to the timer output pin TO5 (also used as P82).

Note: This flip-flop (TFF5) is contained only in the 16-bit timer 4.

(1) 16-bit Timer Mode

In this example, the interval time is set in the timer register TREG5 to generate the interrupt INTTR5.

Generating interrupts at fixed intervals:

```
7 6 5 4 3 2 1 0
        ← - X - 0 - - - -
                                  Stop timer 4.
INTET54 ← 1 1 0 0 1 0 0 0
                                  Enable INTTR5 and sets interrupt level 4. Disable
                                  INTTR4.
T4FFCR + 1 1 0 0 0 0 1 1
                                  Disable trigger.
        + 0 0 1 0 0 1 * *
T4MOD
                                  Select internal clock for input and
                                  disable the capture function.
             (** = 01, 10, 11)
                                  Set the interval time (16 bits).
        TREG5
                                  Start timer 4.
        ← 1 X - 1 - - - -
TRUN
```

Note: X; don't care -; no change

(2) 16-bit Event Counter Mode

In 16-bit timer mode as described in above, the timer can be used as an event counter by selecting the external clock (TI4 pin input) as the input clock. To read the value of the counter, first perform "software cap-

ture" once and read the captured value. The counter counts at the rise edge of TI4 pin input. TI4 pin can also be used as P80/INT4. Since both timers operate in exactly the same way, timer 4 is used for the purposes of explanation.

```
7 6 5 4 3 2 1 0
TRUN
         ← - X - 0 - - -
                                   Stop timer 4.
        ← - - - - - 0
P8CR
                                   Set P80 to input mode
INTET54 \leftarrow 1 1 0 0 1 0 0 0
                                   Enable INTTR5 and sets interrupt level 4, while
                                   disables INTTR4.
T4FFCR + 1 1 0 0 0 0 1 1
                                   Disable trigger.
T4MOD
        ← 0 0 1 0 0 1 0 0
                                   Select TI4 as the input clock.
TREG5
        + * * * * * * *
                                   Set the number of counts (16 bits).
TRUN
        ← 1 X - 1 - - - -
                                   Start timer 4.
```

Note: When used as an event counter, set the prescaler in RUN mode.

130

(3) 16-bit Programmable Pulse Generation (PPG) Output Mode

Since both timers operate in exactly the same way, timer 4 is used for the purposes of explanation. The PPG mode is obtained by inversion of the timer

flip-flop TFF4 that is to be enabled by the match of the up-counter UC4 with the timer register TREG4 or 5 and to be output to TO4 (also used as P82). In this mode, the following conditions must be satisfied.

(Set value of TREG4) < (Set value of TREG5)




Figure 3.9 (11). Programmable Pulse Generation (PPG) Output Waveforms

When the double buffer of TREG4 is enabled in this mode, the value of register buffer 4 will be shifted in TREG4

at match with TREG5. This feature makes easy the handling of low duty waves.




Figure 3.9 (12). Operation of Register Buffer

Shows the block diagram of this mode.




Figure 3.9 (13). Block Diagram of 16-Bit PPG Mode

(4) Application Examples of Capture Function

The loading of up-counter (UC4) values into the capture registers CAP1 and CAP2, the timer flip-flop TFF4 inversion due to the match detection by comparators CP4 and CP5, and the output of TFF4 status to TO4 pin can be enabled or disabled. Combined with inter-

rupt function, they can be applied in many ways, for example:

- ① One-shot pulse output from external trigger pulse
- 2 Frequency measurement
- 3 Pulse width measurement
- Time difference measurement

① One-Shot Pulse Output from External Trigger Pulse

Set the up-counter UC4 in free-running mode with the internal input clock, input the external trigger pulse from TI4 pin, and load the value of up-counter into capture register CAP1 at the rise edge of the TI4 pin. Then set to T4MOD <CAP12M1, 0> = 01. When the interrupt INT4 is generated at the rise edge

of TI4 input, set the CAP1 value (c) plus a delay time (d) to TREG4 (= c + d), and set the above set value (c + d) plus a one-shot pulse width (p) to TREG5 (= c + d + p). When the interrupt INT4 occurs the T4FFCR <EQ5T4, EQ4T4> register should be set that the TFF4 inversion is enabled only when the up-counter value matches TREG4 or TREG5. When interrupt INTTR5 occurs, this inversion will be disabled.




Figure 3.9 (14). One-Shot Pulse Output (with Delay)


Setting Example: To output 2ms one-shot pulse with 3ms delay to the external trigger pulse to Tl4 pin.

※ Clock Condition

/ system clock : High frequency (fc)

 $clock\ gear$: $1\ (fc)$

prescaler clock: system clock (fsys)



Setting of INT4

```
 \begin{array}{rcl} \mathsf{TREG4} & \leftarrow & \mathsf{CAP1+3ms/}_{\phi}\mathsf{T1} \\ \mathsf{TREG5} & \leftarrow & \mathsf{TREG4+2ms/}_{\phi}\mathsf{T1} \\ \mathsf{T4FFCR} & \leftarrow & - & - & - & 1 & 1 & - & \\ & & & & & & & \\ & & & & & & & \\ & & & & & & & \\ & & & & & & & \\ & & & & & & & \\ \mathsf{INTET54\leftarrow} & 1 & 1 & 0 & 0 & - & - & - & \\ & & & & & & & \\ \mathsf{INTET54\leftarrow} & 1 & 1 & 0 & 0 & - & - & - & \\ & & & & & & & \\ \mathsf{INTET54\leftarrow} & 1 & 1 & 0 & 0 & - & - & - & \\ & & & & & & & \\ \mathsf{INTET54\leftarrow} & 1 & 1 & 0 & 0 & - & - & - & \\ & & & & & & & \\ \mathsf{INTET54\leftarrow} & 1 & 1 & 0 & 0 & - & - & - & \\ & & & & & & & \\ \mathsf{INTET54\leftarrow} & 1 & 1 & 0 & 0 & - & - & - & \\ & & & & & & & \\ \mathsf{INTET554\leftarrow} & 1 & 1 & 0 & 0 & - & - & - & \\ & & & & & & & \\ \mathsf{INTET55} & & & & & \\ \mathsf{INTET554\leftarrow} & 1 & 1 & 0 & 0 & - & - & - & \\ & & & & & & \\ \mathsf{INTET554\leftarrow} & 1 & 1 & 0 & 0 & - & - & - & \\ \end{smallmatrix}
```

Setting of INT5

```
T4FFCR + - - - 0 0 - -

Disable TFF4 inversion when the up-counter value matches TREG4 or 5.

INTET54+ 1 0 0 0 - - - - Disable INTTR5.
```

When delay time is unnecessary, invert timer flip-flop TFF4 when the up-counter value is loaded into capture register 1 (CAP1), and set the CAP1 value (c) plus the one-shot pulse width (p) to TREG5 when the interrupt

Note: X; don't care -; no change

INT4 occurs. The TFF4 inversion should be enabled when the up-counter (UC4) value matches TREG5, and disabled when generating the interrupt INTTR5.




Figure 3.9 (15). One-Shot Pulse Output (without Delay)

② Frequency Measurement

The frequency of the external clock can be measured in this mode. The clock is input through the Tl4 pin, and its frequency is measured by the 8-bit timers (Timer 0 and Timer 1) and the 16-bit timer/event counter (Timer 4).

The TI4 pin input should be selected for the input clock of Timer 4. The value of the up-counter is loaded into the capture register CAP1 at the rise edge of the timer flip-flop TFF1 of 8-bit timers (Timer 0 and Timer 1), and into CAP2 at its fall edge.

The frequency is calculated by the difference between the loaded values in CAP1 and CAP2 when the interrupt (INTT0 or INTT1) is generated by either 8-bit timer.




Figure 3.9 (16). Frequency Measurement

For example, if the value for the level "1" width of TFF1 of the 8-bit timer is set to 0.5 sec. and the difference

between CAP1 and CAP2 is 100, the frequency will be 100/0.5 [sec.] = 200 [Hz].

3 Pulse Width Measurement

This mode allows measuring the "H" level width of an external pulse. While keeping the 16-bit timer/event counter counting (free-running) with the internal clock input, the external pulse is input through the TI4 pin. Then the capture function is used to load the UC4 values into CAP1 and CAP2 at the rising edge and falling

edge of the external trigger pulse respectively. The interrupt INT4 occurs at the falling edge of TI4.

The pulse width is obtained from the difference between the values of CAP1 and CAP2 and the internal clock cycle.

For example, if the internal clock is 0.8 microseconds and the difference between CAP1 and CAP2 is 100, the pulse width will be $100 \times 0.8 \mu s = 80 \mu s$.




Figure 3.9 (17). Pulse Width Measurement

Note: Only in this pulse width measuring mode (T4MOD <CAP12M1, 0> = 10), external interrupt INT4 occurs at the falling edge of TI4 pin input. In other modes, it occurs at the rising edge.

The width of "L" level can be measured from the difference between the first C2 and the second C1 at the second INT4 interrupt.

4 Time Difference Measurement

This mode is used to measure the difference in time between the rising edges of external pulses input through TI4 and TI5.

Keep the 16-bit timer/event counter (Timer 4) counting

(free-running) with the internal clock, and load the UC4 value into CAP1 at the rising edge of the input pulse to TI4. Then the interrupt INT4 is generated.

Similarly, the UC4 value is loaded into CAP2 at the rising edge of the input pulse to TI5, generating the interrupt INT5.

The time difference between these pulses can be obtained from the difference between the time counts at which loading the up-counter value into CAP1 and CAP2 has been done.




Figure 3.9 (18). Time Difference Measurement

(5) Different Phased Pulses Output Mode (This mode can only be used in Timer 4)

In this mode, signals with any different phase can be output by free-running up-counter UC4.

When the value in up-counter UC4 and the value in TREG4 (TREG5) match, the value in TFF4 (TFF5) is inverted and output to TO4 (TO5).

This mode can only be used by 16-bit timer 4.




Figure 3.9 (19). Phase Output

Cycles (counter overflow time) of the above output waves are listed below.

Table 3.9 (2) Timer Output Cycle on the Different Phased Pulse Output Mode

at fc = 16 MHz, fs = 32kHz

select system	select prescaler	Gear value	Counter Overflow Time					
<sysck></sysck>	<prck1, 0=""></prck1,>	<gear2:0></gear2:0>	φT1	φT4	φT16			
1 (fs)		xxx	16.384 s	65.536 s	262.144 s			
0 (fc)		000 (fc)	32.768 ms 131.072 ms		524.288 ms			
	00 (f _{FPH})	001 (fc/2)	65.536 ms	262.144 ms	1.049 s			
		010 (fc/4)	131.072 ms	524.288 ms	2.097 s			
		011 (^{fc} / ₈)	262.144 ms	1.049 s	4.194 s			
		100 (fc/16)	524.288 ms	2.097 s	8.389 s			
xxx	01 (low frrqency clock)	xxx	16.384 s	65.536 s	262.144 s			
xxx	10 (^{fc} / ₁₆ clock)	xxx	524.288 ms	2.097 s	8.389 s			

xxx : don't care

3.10 Stepping Motor Control/Pattern Generation Port

TMP93CM40/M41 has two channels (PG0 and PG1) of 4-bit hardware stepping motor control/pattern generation (herein after called PG) which actuate in synchronization with the (8-bit/16-bit) timers. The PG (PG0 and PG1) are shared in 8-bit I/O ports P6.

Channel 0 (PG0) is synchronous with 8-bit timer 0 or timer 1, 16-bit timer 5, to update the output.

The PG ports are controlled by control registers (PG01CR) and can select either stepping motor control mode or pattern generation mode. Each bit of the P6 can be used as

the PG port.

PG0 and PG1 can be used independently.

All PG operate in the same manner except the following points, and thus only the operation of PG0 will be explained below

Different Points Between PG0 and PG1

	PG0	PG1		
Trigger Signal	from Timer 4	from Timer 5		




Figure 3.10 (1). PG Block Diagram




Figure 3.10 (2a). Pattern Generation Control Register (PG01CR)





Figure 3.10 (2b). Pattern Generation Control Register (PG01CR)

143



Prohibit Read modify write

Figure 3.10 (3). Pattern Generation 0 Register (PG0REG)

		7	6	5	4	3	2	1	0
PG1REG (004DH)	bit Symbol	PG13	PG12	PG11	PG10	SA13	SA12	SA11	SA10
	Read/Write		V	V		R/W			
	After reset	0	0	0	0	Undefined			
:	Function	latch regi					rnate regi G mode (4	ster 1 I-bit write) register

Prohibit Read modify write

Figure 3.10 (4). Pattern Generation 1 Register (PG1REG)




Figure 3.10 (5). 16-bit Timer Trigger Control Register (T45CR)





Figure 3.10 (6). Connection of Timer and Pattern Generator

(1) Pattern Generation Mode

PG functions as a pattern generation according to the setting of PG01CR <PAT1>. In this mode, writing from CPU is executed only on the shifter alternate register. Writing a new data should be done during the interrupt operation of the timer for shift trigger, and a pattern can be output synchronous with the timer.

In this mode, set PG01CR <PG0M> to 1, and PG01CR <CCW0> to 0.

The output of this pattern generator is output to port 6; since port and functions can be switched on a bit basis using port function control register P6FC, any port pin can be assigned to pattern generator output. Figure 3.10 (7) shows the block diagram of this mode.



Example of pattern generation mode




Figure 3.10 (7). Pattern Generation Mode Block Diagram (PG0)


In this pattern generation mode, only writing the output latch is disabled by hardware, but other functions do the same operation as 1-2 excitation in stepping motor control port

mode. Accordingly, the data shifted by trigger signal from a timer must be written before the next trigger signal is output.

(2) Stepping Motor Control Mode


① 4-phase 1-Step/2-Step Excitation

Figure 3.10 (8) and Figure 3.10 (9) show the output waveforms of 4-phase 1 excitation and 4-phase 2 excitation, respectively when channel 0 (PG0) is selected.



Note: bn indicates the initial value of PGOREG \leftarrow b7 b6 b5 b4 \times \times \times

Normal Rotation



② Reverse Rotation

Figure 3.10 (8). Output Waveforms of 4-Phase 1-Step Excitation (Normal Rotation and Reverse Rotation)




Figure 3.10 (9). Output Waveforms of 4-Phase 2-Step Excitation (Normal Rotation)

The operation when channel 0 is selected is explained below.

The output latch of PG0 (also used as P6) is shifted at the rising edge of the trigger signal from the timer to be output to the port.

The direction of shift is specified by PG01CR <CCW0>: Normal rotation (PG00 \rightarrow PG01 \rightarrow PG02 \rightarrow PG03) when <CCW0> is set to "0"; reverse rotation (PG00 \leftarrow PG01 \leftarrow PG02 \leftarrow PG03) when "1". Four-

phase 1-step excitation will be selected when only one bit is set to "1" during the initialization of PG, while 4-phase 2-step excitation will be selected when two consecutive bits are set to "1".

The value in the shift alternate registers are ignored when the 4-phase 1-step/2-step excitation mode is selected.

Figure 3.10 (10) shows the block diagram.





Figure 3.10 (10). Block Diagram of 4-Phase 1-Step Excitation/2-Step Excitation (Normal Rotation)

② 4-Phase 1-2 Step Excitation


phase 1 -2 step excitation when channel 0 is selected.

Figure 3.10 (11) shows the output waveforms of 4-



Note: bn denotes the initial value PG0REG \leftarrow b7 b6 b5 b4 b3 b2 b1 b0

Normal Rotation



② Reverse Rotation

Figure 3.10 (11). Output Waveforms of 4-Phase 1-2 Step Excitation (Normal Rotation and Reverse Rotation)

The initialization for 4-phase 1-2 step excitation is as follows:

By rearranging the initial value "b7 b6 b5 b4 b3 b2 b1 b0" to "b7 b3 b6 b2 b5 b1 b4 b0", the consecutive 3 bits are set to "1" and other bits are set to "0" (positive logic).

For example, if b7, b3, and b6 are set to "1", the initial value becomes "11001000", obtaining the output waveforms as shown in Figure 3.10 (11).

To get an output waveform of negative logic, set values 1s and 0's of the initial value should be inverted. For

example, to change the output waveform shown in Figure 3.10 (11) into negative logic, change the initial value to "00110111".

The operation will be explained below for channel 0. The output latch of PG0 (shared by P6) and the shifter alternate register (SA0) for Pattern Generation are shifted at the rising edge of trigger signal from the timer to be output to the port. The direction of shift is set by PG01CR <CCW0>.

Figure 3.10 (12) shows the block diagram.




Figure 3.10 (12). Block Diagram of 4-Phase 1-2 Step Excitation (Normal Rotation)

Setting example: To drive channel 0 (PG0) by 4-phase 1-2 step excitation (normal rotation) when

timer 0 is selected, set each register as follows:

```
7 6 5 4 3 2 1 0
      ← - X - - - - 0
                                 Stop timer 0, and clear it to zero.
TRUN
TMOD
       ← 0 0 X X - - 0 1
                                 Set 8-bit timer mode and select \phiT1 as the input clock of timer 0.
                                 Clear TFF1 to zero and enable the inversion trigger by timer 0.
TFFCR + X X X 0 1 0 1 0
TREG0 + * * * * * * *
                                 Set the cycle in timer register.
                                 Set P60 to P63 bits to the output mode.
P6CR ← - - - 1 1 1 1
P6FC ← - - - 1 1 1 1
                                 Set P60 to P63 bits to the PG output.
PG01CR ← - - - 0 0 1 1
                                 Select PG0 4-phase 1-2 step excitation mode and normal rotation .
PGOREG ← 1 1 0 0 1 0 0 0
                                 Set an initial value.
TRUN ← 1 X - - - - 1
                                 Start timer 0.
                         - ; no change
    Note: X; don't care
```

(3) Trigger Signal From Timer

The trigger signal from the timer which is used by PG is

not equal to the trigger signal of timer flip-flop (TFF1, TFF4, TFF5, and TFF6) and differs as shown in Table 3.10 (1) depending on the operation mode of the timer.

Table 3.10 (1) Select of Trigger Signal

	TFF1 Inversion	PG Shift
8-bit timer mode	Selected by TFFCR <tff1is> when the up-counter value matches TREG0 or TREG1 value.</tff1is>	◄
16-bit timer mode	When the up-counter value matches with both TREG0 and TREG1 values. (The value of up-counter = TREG1*28 + TREG0)	-
PPG output mode	When the up-counter value matches with both TREGO and TREG1.	When the up-counter value matches TREG1 value (PPG cycle).
PWM output mode	When the up-counter value matches TREGO value and PWM cycle.	Trigger signal for PG is not generated.

Note: To shift PG, TFFCR <TFF1IE> must be set to "1" to enable TFF1 inversion.

Channel 1 of PG can be synchronized with the 16-bit timer Timer 4/Timer 5. In this case, the PG shift trigger signal from the 16-bit timer is output only when the upcounter UC4/UC5 value matches TREG5/TREG7. When using a trigger signal from Timer 4, set either T4FFCR <EQ5T4> or T4MOD <EQ5T5> to "1" and a

trigger is generated when the value in UC4 and the value in TREG5 match. When using a trigger signal from Timer 5, set T5FFCR <EQ7T6> to 1. Generates a trigger when the value in UC5 and the value in TREG7 match.

(4) Application of PG and Timer Output

As explained in "Trigger signal from timer", the timing to shift PG and invert TFF differs depending on the mode of timer. An application to operate PG while operating an 8-bit timer in PPG mode will be explained below.

To drive a stepping motor, in addition to the value of each phase (PG output), synchronizing signal is often required at the timing when excitation is changed over. In this application, port 6 is used as a stepping motor control port to output a synchronizing signal to the TO1 pin (shared by P71).




Figure 3.10 (13). Output Waveforms of 4-Phase 1-Step Excitation

Setting example:

```
7 6 5 4 3 2 1 0
                                          Stop timer 0, and clear it to zero.
TRUN
        ← - X - - - 0 0
TMOD
        ← 1 0 X X X X 0 1
                                          Set timer 0 and timer 1 in PPG output mode and select
                                          \phiT1 as the input clock.
TFFCR \leftarrow X X X 0 0 1 1 X
                                          Enable TFF1 inversion and set TFF1 to "1".
                                          Set the duty of TO1 to TREGO.
TREG0
                                          Set the cycle of TO1 to TREG1.
TREG1
P7CR
        ← X X X X - - 1 -
                                       Assign P71 as TO1.
P7FC
P6CR
              - - 1 1 1 1
                                       } Assign P60 to 63 as PG0.
P6FC
        ← - - - - 1 1 1 1
PG01CR ← - - - - 0 0 0 1
                                          Set PG0 in 4-phase 1-step excitation mode.
PGOREG ← * * * * * * *
                                          Set an initial value.
                                          Start timer 0 and timer 1.
      ← 1 X - - - - 1 1
    Note: X; don't care -; no change
```


152

3.11 Serial Channel

I/O extension.

TMP93CM40/TMP93CM41 contains two serial I/O channels for full duplex asynchronous transmission (UART) as well as for

The serial channel has the following operation modes:



In mode 1 and mode 2, a parity bit can be added. Mode 3 has wake-up function for making the master controller start slave controllers in serial link (multi-controller system).

Figure 3.11 (1) shows the data format (for one frame) in each mode.

Serial Channel 0 and 1 can be used independently. All channels operate in the same manner except the following points, thus, only the channel 0 will be explained below.

Different Points Between Channel 0 and Channel 1

	Channel O	Channel 1
Pin Name	TXD0 <u>(P90)</u> , RXD0 (P91), <u>CTS0</u> /SCLK0 (P92)	TXD01 (P93), RXD1 (P94), SCLK1 (P95)
Handshake Function	Exist	Does Not Exist (Not for CTS pin)




Figure 3.11 (1). Data Formats

The serial channel has a buffer register for transmitting and receiving operations, in order to temporarily store transmitted or received data, so that transmitting and receiving operations can be done independently (full duplex).

However, in I/O interface mode, SCLK (serial clock) pin is used for both transmission and receiving, the channel becomes half-duplex.

The receiving data register is of a double buffer structure to prevent the occurrence of overrun error and provides one frame of margin before CPU reads the received data. The receiving data register stores the already received data while the buffer register receives the next frame data.

By using CTS and RTS (there is no RTS pin, so any one port must be controlled by software), it is possible to halt data send until CPU finishes reading receive data every time a frame is received (Handshake function).

In the UART mode, a check function is added not to start

the receiving operation by error start bits due to noise. The channel starts receiving data only when the start bit is detected to be normal at least twice in three samplings.

When the transmission buffer becomes empty and requests the CPU to send the next transmission data, or when data is stored in the receiving data register and the CPU is requested to read the data, INTTX or INTRX interrupt occurs. Besides, if an overrun error, parity error, or framing error occurs during receiving operation, flag SCOCR/SC1CR <OERR, PERR, FERR> will be set.

The serial channel 0/1 includes a special baud rate generator, which can set any baud rate by dividing the frequency of four clocks (ϕ T0, ϕ T2, ϕ T8, and ϕ T32) from the internal prescaler (shared by 8-bit/16-bit timer) by the value 2 to 16.


In I/O interface mode, it is possible to input synchronous signals as well as to transmit or receive data by external clock.

154

3.11.1 Control Registers


The serial channel is controlled by three control registers

SCOCR, SCOMOD, and BROCR. Transmitted and received data is stored in register SCOBUF.



Note: There is SC1MOD (56H) in Channel1

Figure 3.11 (2). Serial Mode Control Register (Channel 0, SC0MOD)




Note: Serial control register for channel 1 is SC1CR (55H).

Note: As all error flags are cleared after reading do not test only a single bit with a bittesting instruction.

Figure 3.11 (3). Serial Control Register (Channel, SCOCR)

156



Note: Set TRUN < PRRUN > to "1" when the baud rate generator is used.

Figure 3.11 (4). Serial Channel Control (Channel 0, BR0CR)




Figure 3.11 (5). Serial Transmission/Receiving Buffer Registers (Channel 0, SC0BUF)






Figure 3.11 (6). Serial Mode Control Register (Channel 1, SC1MOD)



Note: As all error flags are cleared after reading, do not test only a single bit with a bit-testing instruction.

Figure 3.11 (7). Serial Control Register (Channel 1, SC1CR)



Note: To use baud rate generator, set TRUN < PRRUN > to "1", putting the prescaler in RUN mode.

Figure 3.11 (8). Baud Rate Generator Control Register (Channel 0, BR0CR)




Figure 3.11 (9). Serial Transmission/Receiving Buffer Registers (Channel 1, SC1BUF)





Figure 3.11 (10). Port 9 Function Register (P9FC)



Port 3.11 (11). Port 9 Open Drain Enable Register (ODE)

3.11.2 Configuration

Figure 3.11 (12) shows the block diagram of the serial channel 0.




Figure 3.11 (12). Block Diagram of the Serial Channel 0

Figure 3.11 (13) shows the block diagram of the serial channel 1.




Figure 3.11 (13). Block Diagram of the Serial Channel 1

Prescaler

There are 9 bit prescaler and prescaler clock selection to generate input clock for 8 bit Timer 0, 1, 16 bit

Timer 4, 5 and Serial Interface 0, 1.

Figure 3.11 (14) shows the block diagram. Table 3.11 (1) shows prescaler clock resolution to the baud generator.




Figure 3.11 (14). Prescaler Block Diagram

Table 3.11 (1) Prescaler Clock Resolution to Baud Rate Generator

at fc = 16 MHz, fs = 32 kHz

Select system clock Clock < SYSCK> Select Prescaler Clock < PRCK1, 0>	Gear value	Prescaler Output Clock Resolution				
	<gear2:0></gear2:0>	øT0	øT2	φT8	φT32	
1 (fs)		xxx	fs/22	fs/24	fs/26	fs/28
00 (f _{FPH})	000 (fc)	fc/22	fc/24	fc/ ₂₆	fc/ ₂₈	
	001 (fc/2)	fc/23	fc/25	fc/27	fc/29	
	(f _{FPH})	010 (fc/4)	fc/24	fc/26	fc/ ₂₈	fc/ ₂₁₀
		011 (fc/8)	fc/25	fc/27	fc/29	fc/211
		100 (fc/ ₁₆)	fc/ ₂₆	fc/28	fc/ ₂₁₀	fc/ ₂₁₂
xxx	01 (low frequency clock)	xxx	_	fs/24	fs/ ₂₆	fs/28
xxx	10 (^{fc} / ₁₆ clock)	xxx	_	fc/ ₂₈	fc/ ₂₁₀	fc/ ₂₁₂

 $\mathsf{XXX}: \mathsf{don't}\,\mathsf{care} \quad - : \mathsf{can}\,\mathsf{not}\,\mathsf{use}$

 $(Note) \ \ The \ fc \ / \ _{16} \ clock \ as \ a \ prescaler \ prescaler \ clock \ can \ not \ be \ used \ when \ the \ fs \ is \ used \ as \ a \ system \ clock.$

The 1/4 times clock selected among f_{FPH} clock, fc/16 clock, and fs clock is input to this prescaler. This is selected by prescaler clock selection register SYSCR0 < PRCK1 : 0>.

Resetting sets <PRCK1 : 0> to "00", therefore, $f_{\mbox{FPH}}/4$ clock is input.

The Baud Rate Generator uses 4 types of clock: øT0, øT2, øT8, and øT32 among the prescaler output.

The prescaler can be run or stopped by the timer control register TRUN <PRRUN>. Counting starts when <PRRUN> is set to "1", while the prescaler is cleared to zero and stops operation when <PRRUN> is set to "0".

When the IDLE1 mode (operates only oscillator) is used, set TRUN <PRRUN> to "0" to stop this prescaler before "HALT" instruction is executed.

② Baud Rate Generator

Baud rate generator comprises a circuit that generates transmission and receiving clocks to determine the transfer rate of the serial channel.

The input clock to the baud rate generator, ØT0, ØT2, ØT8, or ØT32 is generated by the 9-bit prescaler which is shared by the timers. One of these input clocks is selected by the baud rate generator control register BR0CR <BR0CK1, 0>.

The baud rate generator includes a 4-bit frequency divider, which divides frequency by 2 to 16 values to determine the transfer rate.

How to calculate a transfer rate when the baud rate generator is used is explained below.

UART mode

I/O interface mode

Accordingly, when source clock fc is 12.288 MHz, input clock is ϕ T2 (fc/16), and frequency divisor is 5, the transfer rate in UART mode becomes as follows:

Transfer rate =
$$\frac{\text{fc/16}}{5} \div 16$$

= 12.288 x 10⁶/16/5/16 = 9600 (bps)

Table 3.11 (2) shows an example of the transfer rate in UART mode.

Also with 8-bit timer 0, the serial channel can get a transfer rate. Table 3.9 (3) shows an example of baud rate using timer 0.

Table 3.11 (2) Selection of Transfer Rate (1) (When Baud Rate Generator is Used)

Unit (kbps)

fc [Mhz]	Input Clock Frequency Divisor	φT0 (fc/4)	φT2 (fc/16)	φT8 (fc/64)	φT32 (fc/256)
9.830400	2	76.800	19.200	4.800	1.200
↑	4	38.400	9.600	2.400	0.600
↑	8	19.200	4.800	1.200	0.300
↑	0	9.600	2.400	0.600	0.150
12.288000	5	38.400	9.600	2.400	0.600
↑	A	19.200	4.800	1.200	0.300
14.745600	3	76.800	19.200	4.800	1.200
↑	6	38.400	9.600	2.400	0.600
1	С	19.200	4.800	1.200	0.300

Note 1: Transfer rate in I/O interface mode is 8 times as fast as the values given in the above table.

Note 2: This table is calculated when fc is selected as a system clock, 1 as a clock gear, and system clock as a prescaler clock.

Table 3.11 (3) Selection of Transfer Rate (1) (When Timer 0 (Input Clock ϕ T1) is Used)

Unit (Kbps)

TREGO fc	12.288MHz	12MHz	9.8304MHz	8MHz	6.144MHz
1H	96		76.8	62.5	48
2H	48		38.4	31.25	24
3H	32	31.25			16
4H	24		19.2		12
5H	19.2				9.6
8H	12		9.6		6
AH	9.6				4.8
10H	6		4.8		3
14H	4.8				2.4

How to calculate the transfer rate (when timer 0 is used):

Transfer rate =
$$\frac{\text{fc}}{\text{TREG0} \times 8 \times 16}$$
 (When Timer 0 (input clock ϕ T1) is used)

Note 1: Timer 0 match detect signal cannot be used as the transfer clock in I/O interface mode.

Note 2: This table is calculated when fc is selected as a system clock, 1 as a clock gear, and system clock as a prescaler clock.

③ Serial Clock Generation Circuit

This circuit generates the basic clock for transmitting and receiving data.

1) I/O interface mode (channel 1 only)

When in SCLK output mode with the setting of SC1CR <IOC> = "0", the basic clock will be generated by dividing by 2 the output of the baud rate generator as described before. When in SCLK input mode with the setting of SC1CR <IOC> = "1", the rising edge or falling edge will be detected according to the setting of SC1CR <SCLKS> register to generate the basic clock.

2) Asynchronous Communication (UART) mode

According to the setting of SC0CR <SC1, 0>, the above baud rate generator clock, internal clock ϕ 1 (500 Kbps @ fc = 16 MHz), or the match detect signal from timer 0 will be selected to generate the basic clock SIOCLK.

Receiving Counter

The receiving counter is a 4-bit binary counter used in asynchronous communication (UART) mode and counts up by SIOCLK clock. Sixteen pulses of SIOCLK are used for receiving one bit of data, and the data bit is sampled three times at 7th, 8th and 9th clock. With the three samples, the received data is evaluated

by the rule of majority.

For example, if the sampled data bit is "1", "0" and "1" at 7th, 8th and 9th clock respectively, the received

at 7th, 8th and 9th clock respectively, the received data is evaluated as "1". The sampled data "0", "0" and "1" is evaluated that the received data is "0".

⑤ Receiving Control

1) I/O interface mode (channel 1 only)

When in SCLK0 output mode with the setting of SC0CR <IOC> = "0", RxD0 signal will be sampled at the rising edge of shift clock which is output to SCLK0 pin.

When in SCLK0 input mode with the setting SC0CR

<IOC> = "1", RxD0 signal will be sampled at the rising edge or falling edge of SCLK0 input according to the setting of SC0CR <SCLKS> register.

2) Asynchronous Communication (UART) mode

The receiving control has a circuit for detecting the start bit by the rule of majority. When two or more "0" are detected during three samples, it is recognized as start bit and the receiving operation is started.

Data being received is also evaluated by the rule of majority.

® Receiving Buffer

To prevent overrun error, the receiving buffer has a double buffer structure.

Received data is stored one bit by one bit in the receiving buffer 1 (shift register type). When 7 bits or 8 bits of data are stored in the receiving buffer 1, the stored data is transferred to another receiving buffer 2 (SC0BUF), generating an interrupt INTRX0/INTRX1. The CPU reads only receiving buffer 2 (SC0BUF). Even before the CPU reads the receiving buffer 2 (SC0BUF), the received data can be stored in the receiving buffer 1. However, unless the receiving buffer 2 (SC0BUF) is read before all bits of the next data are received by the receiving buffer 1, an overrun error occurs. If an overrun error occurs, the contents of the receiving buffer 1 will be lost, although the contents of the receiving buffer 2 and SC0CR <RB8> are still preserved.

The parity bit added in 8-bit UART mode and the most significant bit (MSB) in 9-bit UART mode are stored in SCOCR <RB8>.

When in 9-bit UART mode, the wake-up function of the slave controllers is enabled by setting SC0MOD <WU> to "1", and interrupt INTRX0 occurs only when SC0CR <RB8> is set to "1".

⑦ Transmission Counter

Transmission counter is a 4-bit binary counter which is used in asynchronous communication (UART) mode and, like a receiving counter, counts by SIOCLK clock, generating TxDCLK every 16 clock pulses.




Figure 3.11 (15). Generation of Transmission Clock

® Transmission Controller

1) I/O interface mode

In SCLK0 output mode with the setting of SCOCR <IOC> = "0", the data in the transmission buffer are output bit by bit to TxD0 pin at the rising edge of shift clock which is output from SCLK0 pin.

In SCLK0 input mode with the setting SC0CR <IOC> = "1", the data in the transmission buffer are output bit by bit to TxD0 pin at the rising edge or falling edge of SCLK0 input according to the setting of SC0CR <SCLKS> register.

2) Asynchronous Communication (UART) mode

When transmission data is written in the transmission buffer sent from the CPU, transmission starts at the rising edge of the next TxDCLK, generating a transmission shift clock TxDSFT.

Handshake function

Serial channel 0 has a $\overline{\text{CTS0}}$ pin. Using this pin, data can be sent in units of one frame; thus, overrun errors can be avoided. The handshake function is enabled/disabled by SC0MOD <CTSE>.

When the CTSO pin goes high, after completion of the current data send, data send is halted until the CTSO pin goes low again. The INTTXO Interrupts are generated, requests the next send data to the CPU.

Though there is no $\overline{\text{RTS}}$ pin, a handshake function can be easily configured by setting any port assigned to the $\overline{\text{RTS}}$ function. The $\overline{\text{RTS}}$ should be output "High" to request data send halt after data receive is completed by a software in the RXD interrupt routine.





Figure 3.11 (16). Handshake Function



Note 1: If the CTS signal rises during transmission, the next data is not sent after the

completion of the current transmission.

Note 2: Transmission starts at the first TxDCLK clock fall after the CTS signal falls.

Figure 3.11 (17). Timing of CTS (Clear to Send)

Transmission Buffer

Transmission buffer (SC0BUF) shifts to and sends the transmission data written from the CPU from the least significant bit (LSB) in order, using transmission shift clock TxDSFT which is generated by the transmission control. When all bits are shifted out, the transmission buffer becomes empty and generates INTTX0 interrupt.

Parity Control Circuit

When serial channel control register SCOCR <PE> is set to "1", it is possible to transmit and receive data with parity. However, parity can be added only in 7-bit UART or 8-bit UART mode. With SCOCR <EVEN> register, even (odd) parity can be selected.

For transmission, parity is automatically generated according to the data written in the transmission buffer SCBUF, and data are transmitted after being stored in SC0BUF <TB7> when in 7-bit UART mode while in SC0MOD <TB8> when in 8-bit UART mode. <PE> and <EVEN> must be set before transmission data are written in the transmission buffer.

For receiving, data is shifted in the receiving buffer 1, and parity is added after the data is transferred in the receiving buffer 2 (SC0BUF/SC1BUF), and then compared with SC0BUF <RB7> when in 7-bit UART mode

and with SCOMOD <RB8> when in 8-bit UART mode. If they are not equal, a parity error occurs, and SCOCR <PERR> flag is set

① Error Flag

Three error flags are provided to increase the reliability of receiving data.

1. Overrun error <OERR>

If all bits of the next data are received in receiving buffer 1 while valid data is stored in receiving buffer 2 (SCBUF0), an overrun error will occur.

2. Parity error <PERR>

The parity generated for the data shifted in receiving buffer 2 (SCBUF) is compared with the parity bit received from RxD pin. If they are not equal, a parity error occurs.

3. Framing error <FERR>

The stop bit of received data is sampled three times around the center. If the majority is "0", a framing error occurs.

12 Generating Timing

1) UART mode

Receiving

Mode	9 Bit	8 Bit + Parity	8 Bit, 7 Bit + Parity, 7 Bit
Interrupt timing	Center of last bit (Bit 8)	Center of last bit (parity bit)	Center of stop bit
Framing error timing	Center of stop bit	Center of stop bit	Center of stop bit
Parity error timing	Center of last bit (Bit 8)	Center of last bit (parity bit)	Center of stop bit
Overrun error timing	Center of last bit (Bit 8)	Center of last bit (parity bit)	Center of stop bit

Note: Framing error occurs after an interrupt has occurred. Therefore, to check for framing error during interrupt operation, it is necessary to wait for 1 bit period of transfer rate.

Transmitting

Mode	9 Bit	8 Bit + Parity	8 Bit, 7 Bit + Parity, 7 Bit
Interrupt timing	Just before last bit is transmitted.	←	←

2) I/O Interface mode

	SCLK output mode	Immediately after rise of last SCLK signal. (See Figure 3.11 (20))
Transmission interrupt timing SCLK input mode		Immediately after rise of last SCLK signal (rising mode), or immediately after fall in falling mode. (See Figure 3.11 (21))
Receiving interrupt timing	SCLK output mode	Timing used to transfer received data to data receive buffer 2 (SC1BUF); that is, immediately after last SCLK. (See Figure 3.11 (22))
neceiving interrupt tilling	SCLK input mode	Timing used to transfer received data to data receive buffer 2 (SC1BUF); that is, immediately after SCLK. (See Figure 3.11 (23))

3.11.3 Operational Description

(1) Mode 0 (I/O interface mode)

This mode is used to increase the number of I/O pins

for transmitting or receiving data to or from the external shifter register.

This mode includes SCLK output mode to output synchronous clock SCLK and SCLK input mode to input external synchronous clock SCLK.




Figure 3.11 (18). Example of SCLK Output Mode Connection




Figure 3.11 (19). Example of SCLK Input Mode Connection

① Transmission

In SCLK output mode, 8-bit data and synchronous clock are output from TxD0 pin and SCLK0 pin, respectively,

each time the CPU writes data in the transmission buffer. When all data is output, INTESO <ITXOCO> will be set to generate INTTXO interrupt.




Figure 3.11 (20) Transmitting Operation in I/O Interface Mode (SCLK Output Mode) (Channel 1)

In SCLK output mode, 8-bit data are output from TxD0 pin when SCLK0 input becomes active while data are written in the transmission buffer by CPU.

When all data are output, INTESO <ITXOC> will be set to generate INTTX0 interrupt.




Figure 3.11 (21). Transmitting Operation in I/O Interface Mode (SCLK Input Mode) (Channel 1)

② Receiving

In SCLK output mode, synchronous clock is output from SCLK0 pin and the data is shifted in the receiving buffer 1 whenever the receive interrupt flag INTES0

<IRXOC> is cleared by reading the received data. When 8-bit data are received, the data will be transferred in the receiving buffer 2 (SC0BUF) at the timing shown below, and INTESO <IRXOC> will be set again to generate INTRX0 interrupt.




Figure 3.11 (22). Receiving Operation in I/O Interface Mode (SCLK1 Output Mode) (Channel 1)

In SCLK input mode, the data is shifted in the receiving buffer 1 when SCLK input becomes active, while the receive interrupt flag INTESO <IRXOC> is cleared by reading the received data. When 8-bit data is received, the

data will be shifted in the receiving buffer 2 (SC0BUF) at the timing shown below, and INTESO <IRXOC> will be set again to generate INTRXO interrupt.




Figure 3.11 (23). Receiving Operation in I/O Interface Mode (SCLK Input Mode) (Channel 1)

Note: For data receiving, the system must be placed in the receive enable state (SCOMOD <RXE> = "1")

(2) Mode 1 (7-bit UART Mode)


The 7-bit mode can be set by setting serial channel mode register SC0MOD <SM1, 0> to "01".

In this mode, a parity bit can be added, and the addition of a parity bit can be enabled or disabled by serial channel control register SCOCR <PE>, and even parity

or odd parity is selected by SCOCR <EVEN> when <PE> is set to "1" (enable).

Setting example:

When transmitting data with the following format, the control registers should be set as described below. Channel 0 is explained here.




(3) Mode 2 (8-bit UART Mode)

The 8-bit UART mode can be specified by setting SC0MOD <SM1, 0> to "10". In this mode, parity bit can be added, the addition of a parity bit is enabled or disabled by SC0CR <PE>, and even parity or odd par-

ity is selected by SCOCR <EVEN> when <PE> is set to "1" (enable).

Setting example:

When receiving data with the following format, the control register should be set as described below.



Main setting

```
7 6 5 4 3 2 1 0
            ← X X - - - 0 -
                                       Select P91 (RxD) as the input pin.
    P9CR
                                       Enable receiving in 8-bit UART mode.
    SCOMOD + - 0 1 X 1 0 0 1
    SCOCR + X 0 1 X X X 0 0
                                       Add an odd parity.
                                      Set transfer rate at 9600 bps.
    BROCR + 0 X 0 1 0 1 0 1
    TRUN ← 1 X - - - - -
                                       Start the prescaler for the baud rate generator.
    INTES0 ← - - - 1 1 0 0
                                       Enable INTTX0 interrupt and set interrupt level 4.
Interrupt processing
    Acc ← SCOCR AND 00011100
                                       Check for error.
     if Acc ≠ 0 then ERROR
    Acc ← SCOBUF
                                       Read the received data.
         Note: X; don't care -; no change
```


(4) Mode 3 (9-bit UART Mode)

The 9-bit UART mode can be specified by setting SC0MOD <SM1, 0> to "11". In this mode, parity bit cannot be added

For transmission, the MSB (9th bit) is written in SC0M0D <TB8>, while in receiving it is stored in SCCR <RB8>. For writing and reading the buffer, the MSB is read or written first, then SC0BUF.

Wake-up function

In 9-bit UART mode, the wake-up function of slave controllers is enabled by setting SC0MOD <WU> to "1". The interrupt INTRX0 occurs only when <RB8> = 1.



Note: TxD pin of the slave controllers must be in open drain output mode.

Figure 3.11 (24). Serial Link Using Wake-Up Function


TMP93CM40/TMP93CM41

Protocol

- ① Select the 9-bit UART mode for master and slave controllers.
- ② Set SCOMOD <WU> bit of each slave controller to "1"

to enable data receiving.

③ The master controller transmits one-frame data including the 8-bit select code for the slave controllers. The MSB (bit 8) <TB8> is set to "1".




- Each slave controller receives the above frame, and clears WU bit to "0" if the above select code matches its own select code.
- (5) The master controller transmits data to the specified slave controller whose SC0MOD <WU> bit is cleared to "0." The MSB (bit 8) <TB8> is cleared to "0".



- ® The other slave controllers (with the <WU> bit remaining at "1") ignore the receiving data because their MSBs (bit 8 or <RB8>) are set to "0" to disable the interrupt INTRXO. The slave controllers (WU = 0) can
- transmit data to the master controller, and it is possible to indicate the end of data receiving to the master controller by this transmission.

Setting Example: To link two slave controllers serially with the master controller, and use

the internal clock ϕ 1 (fc/2) as the transfer clock.



Since serial channels 0 and 1 operate in exactly the

same way, channel 0 is used for the purposes of explanation.

• Setting the master controller

```
Main
P9CR ← X X - - - 0 1
                                  Select P90 as TxD0 pin and P91 as RxD0 pin.
      ← X X - X - X X 1
                                   Enable INTTX0 and set the interrupt level 4.
INTES0 ← 1 1 0 0 1 1 0 1
                                   Enable INTTX0 and set the interrupt level 5.
SCOMOD \leftarrow 1 \ 0 \ 1 \ 0 \ 1 \ 1 \ 0
                                   Set \phi 1 as the transmission clock in 9-bit UART mode.
                                   Set the select code for slave controller 1.
SCOBUF ← 0 0 0 0 0 0 0 1
INTTX0 interrupt
SCOMOD ← 0 - - - - - -
                                   Sets TB8 to "0".
SCOBUF + * * * * * * *
                                   Set data for transmission.
```

• Setting the slave controller 2

```
Main
                                Select P91 as RxD0 pin and P90 as TxD0 pin (open drain
P9CR
       ← X X - X - X X 1
                                output).
P9FC
       ← X X X X X X - 1
ODF
                                Enable INTRX0 and INTTX0.
INTES0 ← 1 1 0 1 1 1 1 0
                                Set <WU> to "1" in the 9-bit UART transmission mode
SCOMOD + 0 0 1 1 1 1 1 0
                                with transfer clock \phi1.
INTRX0 interrupt
Acc ← SCOBUF
if Acc = Select code
Then SCOMOD \leftarrow - - - 0 - - - - Clear < WU > to "0".
```

3.12 Analog/Digital Converter

TMP93CM40/M41 contains a high-speed analog/digital converter (A/D converter) with 8-channel analog input that features 10-bit successive approximation.

Figure 3.12 (1) shows the block diagram of the A/D converter. The 8-channel analog input pins (AN7 to AN0) are shared by input-only P5 and so can be used as input port.




Figure 3.12 (1). Block Diagram of A/D Converter

Note: This A/D converter does not have a built-in sample and hold circuit. Therefore, when A/D converting high-frequency signals, connect a sample and hold circuit externally.

178




Figure 3.12 (2-1). A/D Control Register




Figure 3.12 (2-2). A/D Control Register

		7	6	5	4	3	2	1	0
ADREG04L (0060H)	bit Symbol	ADR01	ADR00						
(000011)	Read/Write				R				
	After reset	Unde	fined	1	1	1	1	11	11
	Function	Lower 2 b	its of A/D re	esult for AN	0 are stored	i.			
		7	6	5	4	3	2	1	0
ADREG04H (0061H)	bit Symbol	ADR09	ADR08	ADR07	ADR06	ADR05	ADR04	ADR03	ADR02
(000111)	Read/Write				R				
	After reset				Unde	fined			
	Function	Upper 8 b	its of A/D re	sult for AN	0 are stored	d.			
'									
ADREG15L	hi Curhal	7	6	5	4	3	2	1	0
ADREG15L (0062H)	bit Symbol	7 ADR11					2	1	0
ADREG15L (0062H)	Read/Write	ADR11	6 ADR10	5	F				
ADREG15L (0062H)	Read/Write After reset	ADR11 Unde	6 ADR10 fined	5	F	1	2	1	0
ADREG15L (0062H)	Read/Write	ADR11 Unde	6 ADR10 fined	5	F	1			
	Read/Write After reset	ADR11 Unde	6 ADR10 fined	5	F	1			
	Read/Write After reset	ADR11 Unde Lower 2 b	6 ADR10 fined its of A/D re	5 1 esult for AN	1 1 are stored	1 J.	1	1	1
	Read/Write After reset Function	Unde Lower 2 b	6 ADR10 fined its of A/D re	5 1 esult for AN	f 1 11 are stored	1 d. 3 ADR15	1	1	0
ADREG15L (0062H) ADREG15H (0063H)	Read/Write After reset Function bit Symbol	Unde Lower 2 b	6 ADR10 fined its of A/D re	5 1 esult for AN	1 11 are stored 4 ADR16	3 ADR15	1	1	0

Note) The result registers are used both as AN0 and AN4, AN1 and AN5, AN2 and AN6, AN3 and AN7.





Figure 3.12 (3-1). A/D Conversion Result Register (ADREG04, 15)



Note) The result registers are used both as AN0 and AN4, AN1 and AN5, AN2 and AN6, AN3 and AN7.




Figure 3.12 (3-2). A/D Conversion Result Register (ADREG04, 15)

3.12.1 Operation

(1) Analog Reference Voltage

High analog reference voltage is applied to the VREFH pin, and low analog reference voltage is applied to VREFL pin.

The reference voltage between VREFH and VREFL is divided by 1024 using ladder resistance, and compared with the analog input voltage for A/D conversion. The switch between VREFH and VREFL can be cut (OFF) by writing "0" to <VREFON>.

When the conversion will be started at the <VREFON> = "0", write "1" to <VEFRON> before writing "1" to <ADS>.

(2) Analog Input Channels

Analog input channel is selected by ADMOD <ADCH2:0>. However, which channel to select depends on the operation mode of the A/D converter. In fixed analog input mode, one channel is selected by ADMOD <ADCH2:0> among four pins: AN0 to AN7. In analog input channel scan mode, the number of channels to be scanned from AN0 or AN4 is specified by <ADCH2:0>, such as AN0 \rightarrow AN1, AN0 \rightarrow AN1 \rightarrow AN2, AN0 \rightarrow AN1 \rightarrow AN2 \rightarrow AN3, AN4 \rightarrow AN5, AN4 \rightarrow AN5 \rightarrow AN6, and AN4 \rightarrow AN5 \rightarrow AN6 \rightarrow AN7. When reset, A/D conversion channel register will be initialized to ADMOD <ADCH2:0> = 00, so that AN0 pin will be selected.

The pins which are not used as analog input channel can be used as ordinary input port P5.

(3) Starting A/D Conversion

A/D conversion starts when A/D conversion register ADMOD1 <ADS> is written "1". When A/D conversion starts, A/D conversion busy flag ADMOD1 <ADBF> which indicates "conversion is in progress" will be set to "1".

(4) A/D Conversion Mode

Both fixed A/D conversion channel mode and A/D conversion channel scan mode have two conversion modes, i.e., single and repeat conversion modes. In fixed channel repeat mode, conversion of specified one channel is executed repeatedly.

In scan repeat mode, scanning from AN0, $\cdots \rightarrow$ AN3 is executed repeatedly.

A/D conversion mode is selected by ADMOD1 <REPET, SCAN>.

(5) A/D Conversion Speed Selection

There are four A/D conversion speed modes. The selection is executed by ADMOD2 <SPEED1:0> register.

When reset, ADMOD <SPEED1:0> will be initialized to "00", so that high speed conversion mode will be selected.

(6) A/D Conversion End and Interrupt

• A/D conversion single mode

ADMOD1 <EOCF> for A/D conversion end will be set to "1," ADMOD1 <ADBF> flag will be reset to "0," and INTAD interrupt will be enabled when A/D conversion of specified channel ends in fixed conversion channel mode or when A/D conversion of the last channel ends in channel scan mode.

A/D conversion repeat mode

For both fixed conversion channel mode and conversion channel scan mode, INTAD should be disabled when in repeat mode. Always set the INTEOAD at "000", so that it disables the interrupt request.

Write "0" to ADMOD2 <REPET> to end the repeat mode. Then, the repeat mode will be exited as soon as the conversion in progress is completed.

(7) Storing the A/D Conversion Result

The results of A/D conversion are stored in ADREG04 to ADREG37 registers for each channel.

The result registers are used both as ANO and AN4, AN1 and AN5, AN2 and AN6, AN3 and AN7.

However, the current conversion data cannot be known which channels.

In repeat mode, the registers are updated whenever conversion ends.

ADREG04 to ADREG37 are read-only registers.

(8) Reading the A/D Conversion Result

ADREG37L for lower 2-bits is read.

The results of A/D conversion are stored in ADREG04 to ADREG37 registers.

When the contents of one of ADREG04L, ADREG15L, ADREG26L, and ADREG37L registers are read, ADMOD1 <EOCF> will be cleared to "0". <EOCF> is not cleared to "0" when the contents of one ADREG04L, ADREG15L, ADREG26L, and

Setting example: ① When the analog input voltage of the AN3 pin is A/D converted by 160 states speed and the result is transferred in the memory address 100H by A/D interrupt INTAD routine

Main setting

```
      INTEOAD
      ← 1 1 0 0 - - - -
      Enable INTAD and set interrupt level 4.

      ADMOD2
      ← 1 X 0 0 X 0 1 1
      Specify AN3 pin as an analog input channel and starts A/D conversion in 160 states speed mode.
```

INTAD routine

```
WA ← ADREG37 Read ADREG37L and ADREG37H values and write to WA (16 bit)

WA >> 6 Right-shifts WA six times and writes 0 in upper bits.

(000100H)← WA Writes contents of WA in memory at 100H
```

② When the analog input voltage of the AN4 to AN7 pins (4 pins) are A/D converted by 320 states speed and set the channel scan & repeat mode.

Main setting

```
      INTEOAD
      ← 1 0 0 0 - - - -
      INTAD disenable.

      ADMOD2
      ← 1 X 0 1 0 1 1 1
      Specify AN4 to AN7 pins as input channel and scan

      ADMOD1
      ← X X 1 1 X 1 0 0
      & repeat mode and starts A/D conversion in 320 states speed mode .
```

Note) X: don't care -: no change

3.13 Watchdog Timer (Runaway Detecting Timer)

TMP93CM40/M41 contain watchdog timer of Runaway detecting.

The watchdog timer (WDT) is used to return the CPU to the normal state when it detects that the CPU has started to malfunction (runaway) due to causes such as noise. When the watchdog timer detects a malfunction, it generates a non-maskable interrupt to notify the CPU of the malfunction, and outputs "0" externally from watchdog timer out pin WDTOUT to notify the peripheral devices of the malfunction.

Connecting the watchdog timer output to the reset pin internally forces a reset.

This binary counter is also used as a warming up timer for the internal oscillator stabilization. This is used when the STOP releasing and before changing system clock.

3.13.1 Configuration

Figure 3.13 (1) shows the block diagram of the watchdog timer (WDT).




Figure 3.13 (1). Block Diagram of Watchdog Timer/Warming Up Timer

The watchdog timer is a 22-stage binary counter which uses ϕ (fc/2) as the input clock. There are four outputs from the binary counter: 2^{16} /fc, 2^{18} /fc, 2^{20} /fc, and 2^{22} /fc. Selecting one of the outputs with the WDMOD register generates a watchdog interrupt, and outputs watchdog timer out when an overflow occurs.

Since the watchdog timer out pin (WDTOUT) outputs "0" due to a watchdog timer overflow, the peripheral devices can be reset. The watchdog timer out pin is set to "1" after disabling WDT and clearing the watchdog timer (by writing a clear code 4EH in the WDCR register).

(Example)

LDW (WDMOD), B100H ; disable

LD (WDCR), 4EH ; write clear code SET 7, (WDMOD) ; enable again

In other words, the WDTOUT keeps outputting "0" until the clear code is written.

The watchdog timer out pin can also be connected to the reset pin internally. The watchdog timer out pin (WDTOUT) outputs 0 to 8 to 20 states (16 to 40 μ s @ fc = 16MHz) and resets itself.




Figure 3.13 (2). Normal Mode




Figure 3.13 (3). Reset Mode

3.13.2 Control Registers

Watchdog timer WDT is controlled by two control registers WDMOD and WDCR.

- (1) Watchdog Timer Mode Register (WDMOD)
 - Setting the detecting time of watchdog timer <WDTP>

This 2-bit register is used to set the watchdog timer interrupt time for detecting the runaway. This register is initialized to WDMOD <WDTP1, 0 > 00 when reset, and therefore 2^{16} /fc is set. (The number of states is approximately 32,768).

The detecting time of WDT is shown in Figure 3.13 (6).

② Watchdog timer enable/disable control register <WDTE>

When reset, WDMOD <WDTE> is initialized to "1"

Disable control

Enable control

Set WDMOD <WDTE> to "1".

WDMOD ← 0 - - - - X X WDCR ← 1 0 1 1 0 0 0 1

WDCR ← 0 1 0 0 1 1 1 0

enable the watchdog timer.

To disable, it is necessary to clear this bit to "0" and write the disable code (B1H) in the watchdog timer control register WDCR. This makes it difficult for the watchdog timer to be disabled by runaway. However, it is possible to return from the disable state to enable state by merely setting <WDTE> to "1".

③ Watchdog timer out reset connection <RESCR>

This register is used to connect the output of the watchdog timer with RESET terminal, internally. Since WDMOD <RESCR> is initialized to 0 at reset, a reset by the watchdog timer will not be performed.

(2) Watchdog Timer Control Register (WDCR)

This register is used to disable and clear the binary counter of the watchdog timer function.

Clear WDMOD < WDTE > to "0". Write the disable code (B1H).

Watchdog timer clear control
 The binary counter can be cleared and resume counting by writing clear code (4EH) into the WDCR register.

Write the clear code (4EH).




Figure 3.13 (4). Watchdog Timer Mode Register




Figure 3.13 (5). Watchdog Timer Control Register

at fc = 16 MHz, fs = 32 kHz System clock selection <SYSCK> Watch Dog Timer Detecting Time Gear value <GEAR2 : 0> 215/f_{SYS} 217/f_{SYS} 219/f_{SYS} $2^{21}/f_{SYS}$ 1 (fs) XXX 2.048 s 8.192 5 32.768 s 131.072 s 4.096 ms 16.384 ms 65.536 ms 262.1 ms 000 (fc) 001 (fc/2) 8.192 ms 32.768 ms 131.072 ms 512 ms 0 (fc) 010 (fc/4) 16.384 ms 65.536 ms 262.1 ms 1.024 s 011 (fc/8) 32.768 ms 131.072 ms 512 ms 2.048 s 100 (fc/16) 65.536 ms 262.1 ms 4.096 s

XXX : don't care

Figure 3.13 (6). Watchdog Detecting Time

3.13.3 Operation

The watchdog timer generates interrupt INTWD after the detecting time set in the WDMOD <WDTP1, 0> register and outputs a low level signal. The watchdog timer must be zero-cleared by software before an INTWD interrupt is generated. If the CPU malfunctions (runaway) due to causes such as noise, but does not execute the instruction used to clear the binary counter, the binary counter overflows and an INTWD interrupt is generated. The CPU detects malfunction (runaway) due to the INTWD Interrupt and it is possible to return to normal operation by an anti-malfunction program. By connecting the

watchdog timer out pin to peripheral devices' resets, a CPU malfunction can also be acknowledged to other devices.

The watchdog timer restarts operation immediately after resetting is released.

The watchdog timer stops its operation in the IDLE1 and STOP modes. In the RUN mode, the watchdog timer is enabled. When the bus is released ($\overline{\text{BUSAK}}$ = "L"), WDT continues counting up.

However, the function can be disabled when entering the RUN. IDLE2 modes.

```
Example: 1 Clear the binary counter
           WDCR + 0 1 0 0 1 1 1 0
                                         Write clear code (4EH).
             WDMOD \leftarrow 1 \ 0 \ 1 \ - \ - \ X \ X
            3 Disable the watchdog timer.
           WDMOD ← 0 - - - - X X
                                         Clear WDTE to "0".
           WDCR + 1 0 1 1 0 0 0 1
                                         Write disable code (B1H).
            4 Set IDLE1 mode.
           WDMOD ← 0 - - - 1 0 X X
                                         Disables WDT and sets IDLE1 mode.
           WDCR + 1 0 1 1 0 0 0 1
           Executes HALT command
                                         Set the standby mode
             ⑤ Set the STOP mode (warming up time: 2^{16}/f_{SYS})
           WDMOD ← - - - 1 0 1 X X
                                         Set the STOP mode.
                                         Execute HALT instruction. Set the standby
           Executes HALT command.
```

mode.

190

4. Electrical Characteristics

4.1 Absolute Maximum (TMP93CM40F/TMP93CM41F)

Symbol	Parameter	Rating	Unit
V _{cc}	Power Supply Voltage	-0.5 to 6.5	V
VIN	V IN Input Voltage		V
ΣΙΟΙ	Output Current (total)	120	mA
ΣΙΟΗ	Output Current (total)	-80	mA
PD	Power Dissipation (Ta = 85°C)	600	mW
T SOLDER	Soldering Temperature (10s)	260	°C
T STG	T STG Storage Temperature		°C
T OPR	Operating Temperature	-40 to 85	°C

4.2 DC Characteristics (1/2)

Symbol	Parameter	Max	Typ. (Note 1)	Max	Unit	Test Condition
V _{cc}	Power Supply Voltage	4.5		5.5	V	fc = 4 to 16MHz fs = 30 to 34kHz (Ta = -40 to 85°C) fc = 4 to 20MHz fs = 30 to 34kHz (Ta = -20 to 70°C)
		2.7 (Note 2)	_			fc = 4 to 10MHz fs = 30 to 34kHz (Ta = -40 to 85°C)
V IL	Low High Voltage (AD0 to 15)			0.8 0.6		$V_{CC} \ge 4.5V$ $V_{CC} < 4.5V$
V IL1	Port 2 to A (except P87, P5)			0.3 V _{cc}		
V IL2	RESET, NMI, INTO			0.25 V _{cc}		$V_{CC} = 2.7 \text{ to } 5.5 \text{V}$
V IL3	EA , AM8/ 16			0.3		VCC - 2.7 to 3.3V
V IL4	X1, P5			0.2 V _{CC}	V	
V IH	Low High Voltage (AD0 to 15)	2.2 2.0				$ \begin{vmatrix} V_{CC} \ge 4.5V \\ V_{CC} < 4.5V \end{vmatrix} $
V IH1	Port 2 to A (except P87)	0.7 V _{cc}		.,		
V IH2	RESET, NMI, INTO	0.75 V _{cc}		$V_{CC} + 0.3$		$V_{CC} = 2.7 \text{ to } 5.5 \text{V}$
V IH3	EA , AM8/ 16	V _{CC} - 0.3				VCC = 2.7 to 3.3V
V IH4	X1	0.8 V _{cc}				
V OL	Output Low Voltage			0.45	V	$IOL = 1.6mA (V_{CC} = 2.7 \text{ to } 5.5V)$
V OH		2.4			V	$I OH = -400 \mu A (V_{CC} = 2.7 \text{ to } 5.5 \text{V})$
V 0H1	Output High Voltage	0.75 V _{cc}			V	$I OH = -100\mu A (V_{CC} = 5V\pm10\%)$
V 0H2		0.9 V _{cc}			V	$IOH = -20\mu A (V_{CC} = 5V\pm10\%)$
I DAR (note 3)	Darlington Drive Current (8 Output Pins max.)	-1.0		-3.5	mA	$V_{EXT} = 1.5V$ $R_{EXT} = 1.1K\Omega (V_{CC} = 5V\pm10\%)$
LI	Input Leakage Current		0.02 (Typ)	±5		$0.0 \le V_{in} \le V_{cc}$
ILO	Output Leakage Current		0.05 (Typ)	±10	μA	$0.2 \le V_{in} \le V_{cc} - 0.2$

(note 1) Typical values are for Ta = 25° C and V $_{CC}$ = 5V unless otherwise. (note 3) I-DAR is guaranteed for a total of up to 8 ports.

(note 2) The operation of A/D converter is guaranteed at $V_{CC} = 5V\pm10\%$. (note 4)The condition of measurement of ICC (Normal/Slow). Operates only CPU, output ports are open and input ports fixed.

TMP93CM40/TMP93CM41

4.2 DC Characteristics (1(2/2)

Symbol	Parameter	Max	Typ. (Note 1)	Max	Unit	Test Condition
V STOP	Power Down Voltage (at STOP, RAM Back up)	2.0		6.0	V	$V_{IL2} = 0.2V_{CC},$ $V_{IH2} = 0.8V_{CC}$
R RST	RESET Pull Up Register	50 80		150 200	ΚΩ	V _{CC} = 5V±10% V _{CC} = 3V±10%
C 10	Pin Capacitance			10	pF	tosc = 1MHz
V TH	Schmitt Width RESET, NMI, INTO (P87)	0.4	1.0		V	
R KL	Programmable Pull Down Register	10 30		80 150	ΚΩ	V _{CC} = 5V±10% V _{CC} = 3V±10%
R KH	Programmable Pull Up Register	50 100		150 300	ΚΩ	V _{CC} = 5V±10% V _{CC} = 3V±10%
	Operating Current (NORMAL) RUN IDLE2 IDLE1		16 14 8.0 1.0	25 25 15 5		V _{CC} = 5V±10% fc = 20MHz
I _{cc}	Operating Current (NORMAL) RUN IDLE2 IDLE1		6.0 5.0 3.0 0.4	8 7 4 1.1	— mA	V _{CC} = 3V±10% fc = 10MHz (Typ.: V _{CC} = 3.0V)
	Operating Current (SLOW) RUN IDLE2 IDLE1		30 28 20 15	35 30 20 15	μА	$V_{CC} = 3V\pm10\%$ fs = 32.768kHz (Typ.: $V_{CC} = 3.0V$)
	STOP		0.2	10	μA	V _{CC} = 2.7 to 5.5V

(note 1) Typical values are for Ta = 25°C and $V_{\rm CC}$ = 5V unless otherwise. (note 3) I-DAR is guaranteed for a total of up to 8 ports.

(note 2) The operation of A/D converter is guaranteed at $V_{\rm CC}$ = 5V±10%. (note 4)The condition of measurement of ICC (Normal/Slow).

Operates only CPU, output ports are open and input ports fixed.

4.3 AC Electrical Characteristics

(1) $V_{cc} = 5V \pm 10\%$

N.	0	Downwater.	Varia	ble	161	VIHz	201	MHz	11-:1
No.	Symbol	Parameter -	Min	Max	Min	Max	Min	Max	Unit
1	t _{OSC}	Osc. Period (= x)	50	250	62.5		50		ns
2	t _{CLK}	CLK width	2x - 40		85		60		ns
3	t _{AK}	A0 - 23 Valid→CLK Hold	0.5x - 20		11		5		ns
4	t _{KA}	CLK Valid→A0 - 23 Hold	1.5x - 70		24		5		ns
5	t _{AL}	A0-15 Valid→ALE fall	0.5x - 15		16		10		ns
6	t _{LA}	ALE fall→A0 - 15 Hold	0.5x - 15		11		5		ns
7	t _{LL}	ALE High width	x - 40		23		10		ns
8	t _{LC}	ALE fall→RD/WR fall	0.5x - 30		6		0		ns
9	t _{CL}	RD/WR rise→ALE rise	0.5x - 20		11		5		ns
10	t _{ACL}	A0 - 15 Valid→RD/WR fall	x - 25		38		25		ns
11	t _{ACH}	A0 - 23 Valid→RD/WR fall	1.5x - 50		44		25		ns
12	t _{CA}	RD/WR rise→A0 - 23 Hold	0.5x - 25		6		0		ns
13	t _{ADL}	A0 - 15 Valid→D0 - 15 input		3.0x - 55		143		95	ns
14	t _{ADH}	A0 - 23 Valid→D0 - 15 input		3.5x - 65		154		110	ns
15	t _{RD}	RD fall→D0 - 15 input		2.0x - 60		75		40	ns
16	t _{RR}	RD Low width	2.0x - 40		85		60		ns
17	t _{HR}	RD rise→D0 - 15 Hold	0		0		0		ns
18	t _{RAE}	RD rise→A0 - 15 output	x - 15		48		35		ns
19	t _{WW}	WR Low width	2.0x - 40		85		60		ns
20	t _{DW}	D0 - 15 Valid→WR rise	2.0x - 55		70		45		ns
21	t _{WD}	WR rise→D0 - 15 Hold	0.5x - 15		16		10		ns
22	t _{AEH}	A0 - 23 Valid→WAIT input (1WAIT + n mode)		3.5x - 90		129		85	ns
23	t _{AWL}	A0 - 15 Valid→WAIT input (1WAIT + n mode)		3.0x - 80		108		70	ns
24	t _{CW}	RD/WR fall→WAIT Hold (1WAIT + n mode)	2.0x + 0		125		100		ns
25	t _{APH}	A0 - 23 Valid→PORT input		2.5x - 120		36		5	ns
26	t _{APH2}	A0 - 23 Valid→PORT Hold	2.5x + 50		206		175		ns
27	t _{CP}	WR rise→PORT Valid		200		200		200	ns
28	t _{ASRH}	A0 - 23 Valid→RAS fall	1.0x - 40		23		10		ns
29	t _{ASRL}	A0 - 15 Valid→RAS fall	0.5x - 15		16		10		ns
30	t _{RAC}	RAS fall→D0 - 15 input		2.5x - 70		86		55	ns
31	t _{RAH}	RAS fall→A0 - 15 Hold	0.5x - 15		16		10		ns
32	t _{RAS}	RAS Low width	2.0x - 40		85		60		ns
33	t _{RP}	RAS High width	2.0x - 40		85		60		ns
34	t _{RSH}	CAS fall→RAS rise	1.0x - 35		23		10		ns
35	t _{RSC}	RAS rise→CAS rise	0.5x - 25		6		0		ns
36	t _{RCD}	RAS fall→CAS fall	1.0x - 40		23		10		ns
37	t _{CAC}	CAS fall→D0 - 15 input		1.5x - 65		29		10	ns
38	t _{CAS}	CAS Low width	1.5x - 30		64		40		ns

AC Measuring Conditions

• Output Level: High 2.2V /Low 0.8V, CL50pF

(However CL = 100pF for AD0 ~ AD15, AD0 to AD23, ALE, RD, WR, HWR, R/W, CLK, RAS, CAS0 to CAS2)

• Input Level: High 2.4V /Low 0.45V (AD0 to AD15)

High 0.8Vcc /Low 0.2Vcc (Except for AD0 to AD15)

(2) $V_{cc} = 3V\pm10\%$ (TMP93CM40/M41F are guaranteed up to 10MHz operation)

No	Cumbal	Parameter	Varia	ble	10	Unit	
No.	Symbol	Parameter	Min	Max	Min	Max	- Unit
1	t _{OSC}	Osc. Period (= x)	80	250	100		ns
2	t _{CLK}	CLK width	2x - 40		160		ns
3	t _{AK}	A0 - 23 Valid→CLK Hold	0.5x - 30		20		ns
4	t _{KA}	CLK Valid→A0 - 23 Hold	1.5x - 80		70		ns
5	t _{AL}	A0-15 Valid→ALE fall	0.5x - 35		15		ns
6	t _{LA}	ALE fall→A0 - 15 Hold	0.5x - 35		15		ns
7	t _{LL}	ALE High width	x - 60		40		ns
8	t _{LC}	ALE fall→RD/WR fall	0.5x - 40		10		ns
9	t _{CL}	RD/WR rise→ALE rise	0.5x - 40		10		ns
10	t _{ACL}	A0 - 15 Valid→RD/WR fall	x - 50		50		ns
11	t _{ACH}	A0 - 23 Valid→RD/WR fall	1.5x - 50		10		ns
12	t _{CA}	RD/WR rise→A0 - 23 Hold	0.5x - 40		30		ns
13	t _{ADL}	A0 - 15 Valid→D0 - 15 input		3.0x - 110		100	ns
14	t _{ADH}	A0 - 23 Valid→D0 - 15 input		3.5x - 125		225	ns
15	t _{RD}	RD fall→D0 - 15 input		2.0x - 115		85	ns
16	t _{RR}	RD Low width	2.0x - 40		160		ns
17	t _{HR}	RD rise→D0 - 15 Hold	0		0		ns
18	t _{RAE}	RD rise→A0 - 15 output	x - 25		75		ns
19	t _{WW}	WR Low width	2.0x - 40		160		ns
20	t _{DW}	D0 - 15 Valid→WR rise	2.0x - 120		80		ns
21	t _{WD}	WR rise→D0 - 15 Hold	0.5x - 40		10		ns
22	t _{AEH}	A0 - 23 Valid→WAIT input (1WAIT + n mode)		3.5x - 130		220	ns
23	t _{AWL}	A0 - 15 Valid→WAIT input (1WAIT + n mode)		3.0x - 100		200	ns
24	t _{CW}	RD/WR fall→WAIT Hold (1WAIT + n mode)	2.0x + 0		200		ns
25	t _{APH}	A0 - 23 Valid→PORT input		2.5x - 120		130	ns
26	t _{APH2}	A0 - 23 Valid→PORT Hold	2.5x + 50		300		ns
27	t _{CP}	WR rise→PORT Valid		200		200	ns
28	t _{ASRH}	A0 - 23 Valid→RAS fall	1.0x - 60		40		ns
29	t _{ASRL}	A0 - 15 Valid→RAS fall	0.5x - 40		10		ns
30	t _{RAC}	RAS fall→D0 - 15 input		2.5x - 90		160	ns
31	t _{RAH}	RAS fall→A0 - 15 Hold	0.5x - 25		25		ns
32	t _{RAS}	RAS Low width	2.0x - 40		160		ns
33	t _{RP}	RAS High width	2.0x - 40		160		ns
34	t _{RSH}	CAS fall→RAS rise	1.0x - 55		45		ns
35	t _{RSC}	\overline{RAS} rise $\rightarrow \overline{CAS}$ rise	0.5x - 25		25		ns
36	t _{RCD}	\overline{RAS} fall $\rightarrow \overline{CAS}$ fall	1.0x - 40		60		ns
37	t _{CAC}	CAS fall→D0 - 15 input		1.5x - 120		30	ns
38	t _{CAS}	CAS Low width	1.5x - 30		120		ns

AC Measuring Conditions


• Output Level: High 2.2V /Low 0.8V, CL50pF

(However CL = 100pF for AD0 ~ AD15, AD0 ~ AD23, ALE, RD, WR, HWR, R/W, CLK, RAS, CAS0 ~ CAS2)


• Input Level: High 2.4V /Low 0.45V (AD0 ~ AD15)

High 0.8Vcc /Low 0.2Vcc (Except for AD0 ~ AD15)

(1) Read Cycle



(2) Write Cycle



4.4 A/D Conversion Characteristics

Symbol	Parameter	Min	Тур	Max	Unit
V _{REF}	Analog reference voltage	V _{cc} - 0.2V	V _{cc}	V _{cc}	
A _{GND}	Analog reference voltage	V _{SS}	V _{SS}	V _{SS} + 0.2V	V
V _{AIN}	Analog input voltage range	V_{SS}		V _{cc}	
I _{REF} (V _{REFL} = 0V)	Analog current for analog reference voltage VCC = 5V±10% <vrefon> = 1</vrefon>		0.5	1.5	mA
	VCC = 5V±10% <vrefon> = 0</vrefon>				
Error	VCC = 5V±10%		±3.0	±6	LSB

4.5 Serial Channel Timing - I/O Interface Mode

(1) SCLK Input Mode

Sumbol	Parameter	Vari	101	ЛНz	201	Unit		
Symbol	Faranneter	Min	Max	Min	Max	Min	Max	UIIIL
t _{SCY}	SCLK cycle	16x		1.6		0.8		μs
t _{OSS}	Output Data-rising edge of SCLK	t _{SCY} /2 - 5x - 50		250		100		ns
t _{OHS}	SCLK rising edge→output data hold	5x - 100		400		150		ns
t _{HSR}	SCLK rising edge→input data hold	0		0		0		ns
t _{SRD}	SCLK rising edge→effective data input		t _{SCY} - 5x - 100		1000		450	ns

(2) SCLK Output Mode

Symbol	Parameter	Vari	101	ИHz	201	Unit		
Syllibul	Faranneter	Min	Max	Min	Max	Min	Max	UIIIL
t _{SCY}	SCLK cycle (programmable)	16x	8192x	1.6	819.2	0.8	409.6	μs
t _{OSS}	Output Data—rising edge of SCLK	t _{SCY} - 2x - 150		1250		550		ns
t _{OHS}	SCLK rising edge→output data hold	2x - 80		120		20		ns
t _{HSR}	SCLK rising edge→input data hold	0		0		0		ns
t _{SRD}	SCLK rising edge→effective data input		t _{SCY} - 2x - 150		1250		550	ns

4.6 Timer/Counter Input Clock (TI0, TI4, TI5, TI6, TI7)

Symbol	Parameter	Vari	101	ИHz	201	Unit		
Syllibol	Farameter	Min	Max	Min	Max	Min	Max	Ullit
t _{VCK}	Clock cycle	8x + 100		900		500		ns
t _{VCKL}	Low level clock pulse width	4x + 40		440		240		ns
t _{VCKH}	High level clock pulse width	4x + 40		440		240		ns

4.7 Interrupt Operation

Symbol	Parameter	Vari	101	ЛНz	201	Unit		
Syllibul	F di dilletei	Min	Max	Min	Max	Min	Max	UIII
t _{INTAL}	NMI, INTO Low level pulse width	4x		400		200		ns
t _{INTAH}	NMI, INTO High level pulse width	4x		400		200		ns
t _{INTBL}	INT4 ~ INT7 Low level pulse width	8x + 100		900		500		ns
t _{INTBH}	INT4 ~ INT7 High level pulse width	8x + 100		900		500		ns


4.8 SCOUT Pin Characteristics

Symbol	Parameter	Variable		10MHz		20MHz		Unit
Symbol	i arameter	Min	Max	Min	Max	Min	Max	Oiiit
	High level pulse width $VCC = 5V\pm10\%$	5x - 10		40		15		no
	↑ VCC = 3V±10%	5x - 20		30		-	-	ns
	Low level pulse width $VCC = 5V\pm10\%$	5x - 10		40		15		ns
	↑ VCC = 3V±10%	5x - 20		30		-	-	1113




Measurement condition


• Output level : High 2.2 V / Low 0.8 V, CL = 10 pF



4.9 Timing Chart for I/O Interface Mode



4.10 Timing Chart for Bus Request (BUSRQ)/BUS Acknowledge (BUSAK)



Symbol	Parameter	Var	iable	101	VIHz	201	ИНz	Unit
Syllibul	Falanielei	Min	Max	Min	Max	Min	Max	UIII
t _{BRC}	BUSRQ setup time for CLK	120		120		120		ns
t _{CBAL}	CLK→BUSAK falling edge		1.5x + 120		270		195	ns
t _{CBAH}	CLK→BUSAK rising edge		0.5x + 40		90		65	ns
t _{ABA}	Output buffer is off to BUSAK	0	80	0	80	0	80	ns
t _{BAA}	BUSAK output buffer is on.	0	80	0	80	0	80	ns

Note 1: The Bus will be released after the WAIT request is inactive, when the BUSRQ is set to "0" during "Wait" cycle.

Note 2: This line only shows the output buffer is off-states. They don't indicate the signal levels are fixed. After the bus is released, the signal level is kept dynamically before the bus is released by the external capacitance. Therefore, to fix the signal level by an external resistance under the bus is releasing, the design must be carefully because of the level-fix will be delayed. The internal programmable pull-up/pull-down resistance is switched active by the internal signal.

5. Table of Special Function Registers (SFRs)

(SFR; Special Function Register)

The special function registers (SFRs) include the I/O ports and peripheral control registers allocated to the 128-byte addresses from 000000H to 00007FH.

- (1) I/O port
- (2) I/O port control
- (3) Timer control
- (4) Pattern Generator control
- (5) Watch Dog Timer control
- (6) Serial Channel control
- (7) A/D converter control
- (8) Interrupt control
- (9) Chip Select/Wait Control
- (10) Clock Control

Configuration of the table

Symbol	Name	Address	7	(5	71		1	0	
						\supset [→bit Symbol
						//	\			→ Read / Write
										→Initial value afrer reset
							\int			→ Remarks

Note: "Prohibit "RMW" in table means that you cannot use RMW instructions to these registers.

(Example) Setting only the bit0 of register POCR, do not use "Set 0, (0002H)".

Table 5 I/O Register Address Map

ADDRESS	NAME	ADDRESS	NAME	ADDRESS	NAME	ADDRESS	NAME
000000Н	P0	20H	TRUN	40H	TREG6L	60H	ADREG04L
1H	P1	21H		41H	TREG6H	61H	ADREG04H
2H	P0CR	22H	TREG0	42H	TREG7L	62H	ADREG15L
3H		23H	TREG1	43H	TREG7H	63H	ADREG15H
4H	P1CR	24H	TMOD	44H	CAP3L	64H	ADREG26L
5H	P1FC	25H	TFFCR	45H	САРЗН	65H	ADREG26H
6H	P2	26H	TREG2	46H	CAP4L	66H	ADREG37L
7H	P3	27H	TREG3	47H	CAP4H	67H	ADREG37H
8H	P2CR	28H	P0MOD	48H	T5MOD	68H	B0CS
9Н	P2FC	29H	P1MOD	49H	T5FFCR	69H	B1CS
АН	P3CR	2AH	PFFCR	4AH		6AH	B2CS
вн	P3FC	2BH		4BH		6BH	
СН	P4	2CH		4CH	PGOREG	6CH	
DH	P5	2DH		4DH	PG1REG	6DH	CKOCR
EH	P4CR	2EH		4EH	PG01CR	6EH	SYSCR0
FH		2FH		4FH		6FH	SYSCR1
10H	P4FC	30H	TREG4L	50H	SC0BUF	70H	INTE0AD
11H		31H	TREG4H	51H	SC0CR	71H	INTE45
12H	P6	32H	TREG5L	52H	SC0MOD	72H	INTE67
13H	P7	33H	TREG5H	53H	BROCR	73H	INTET10
14H	P6CR	34H	CAP1L	54H	SC1BUF	74H	INTEPW10
15H	P7CR	35H	CAP1H	55H	SC1CR	75H	INTET54
16H	P6FC	36H	CAP2L	56H	SC1MOD	76H	INTET76
17H	P7FC .	37H	CAP2H	57H	BR1CR	77H	INTES0
18H	P8	38H	T4MOD	58H	ODE	78H	INTES1
19H	P9	39H	T4FFCR	59H		79H	
1AH	P8CR	3AH	T45CR	5AH		7AH	
1BH	P9CR	3BH		5BH		7BH	IIMC
1CH	P8FC	3СН		5CH	WDMOD	7CH	DMA0V
1DH	P9FC	3DH		5DH	WDCR	7DH	DMA1V
1EH	PA	3EH		5EH	ADMOD1	7EH	DMA2V
1FH	PACR	3FH		5FH	ADMOD2	7FH	DMA3V

(1) I/O Port

Symbol	Name	Address	7	6	5	4	3	2	. 1	0
			P07	P06	P05	P04	P03	P02	P01	P00
P0	PORT0	00H					R/W			
						Inpu	ut mode			
							derfined			
			P17	P16	P15	P14	P13	P12	P11	P10
P1	PORT1	01H					R/W			
							ut mode			
			0	0	0	0	0	0	. 0	. 0
			P27	P26	P25	P24	P23	P22	P21	P20
P2	PORT2	06H					R/W			
							ut mode		-	
			0	0	0	0	0	0	0	0
			P37	P36	. P35	P34	P33	P32	P31	P30(note1)
Р3	PORT3	07H					R/W			
						ıt mode				out mode
			1	1	1	1	1	1	1	11
	20274	2011						P42	P41	P40
P4	PORT4	0CH							R/W	
				<u> </u>	-			<u> </u>	Input mod	
			252					0	1	1 1
55	DODTE	0011	P57	: P56	P55	: P54	P53	P52	P51	P50
P5	PORT5	0DH					R			-
-			P67	. P66	P65	P64	ut mode P63	P62	P61	P60
P6	PORT6	12H	P67	: 200	: P65			: P62	: P61	: P60
P	PORTO	1211					R/W			
			1	1	1	: 1	ut mode 1	1	1	1
							P73	P72	P71	P70
P7	PORT7	13H			-	-				: 170
''	TORTZ	1311		-		-			mode	
						-	1	1 1	1	1
			P87	: P86	: P85	. P84	P83	. P82	P81	P80
P8	PORT8	18H	107		; 103		R/W	: 102	. 101	: 100
							ıt mode			
			1	: 1	: 1	1	1	: 1	: 1	: 1
			P97	. P96	. P95	. P94	P93	P92	. P91	. P90
P9	PORT9	19H	R/W	R/W	1			W		
	(note2)		Output mode	Output mode				mode		
	,/		1	1	1	1	: 1	1	1	1
			PA7	PA6	PA5	PA4	PA3	PA2	PA1	PA0
PA	PORTA	1EH					R/W			
							it mode			
						pc	1			

Note1: When P30 pin is defined as \overline{RD} signal output mode (P30F=1), clearing the output latch register P30 to "0" outputs the \overline{RD} strobe from P30 pin for PSRAM, even when the internal address is accessed. If the output latch register P30 remains "1", the \overline{RD} strobe is output only when the external address is accessed.

 $Note 2: Port 96, 97 is also used as XT1, XT2. \ Therefore these pins are open drain output type. Read/Write$

R/W; Either read or write is possible

R ; Only read is possible W ; Only write is possible

Prohibit RMW; Prohibit Read Modify Write. (Prohibit RES/SET/TSET/CHG/STCF/

ANDCF / ORCF / XORCF Instruction)

(2) I/O Port Control (1/2)

Symbol	Name	Address	7	. 6	5	4	3	2	1	. 0
			P07C	P06C	P05C	P04C	P03C	P02C	P01C	P00C
P0CR	PORT0	02H				V	/			
	Control	(Prohibit	0	0	0	0	0	0	0	0
		RMW)		0:IN 1:	OUT (When e	external acce	ss, set as AD	7-0 and clea	red to "0".)	
			P17C	P16C	P15C	P14C	P13C	P12C	P11C	P10C
P1CR	PORT1	04H				V	/			
	Control	(Prohibit	0	0	0	0	0	0	0	0
		RMW)			<	< Refer to th	e "P1FC" >	>		
	1		P17F	P16F	P15F	P14F	P13F	P12F	P11F	P10F
P1FC	PORT1	05H					/			
	Function	(Prohibit	0	0	0	0	0	0	0	0
		RMW)		P1	FC/P1CR = 00	: IN, 01 : OL				
			P27C	P26C	P25C	P24C	P23C	P22C	P21C	P20C
P2CR	PORT2	08H								
	Control	(Prohibit	0	0	0	0	0	0	0	0
		RMW)				< Refer to th				
			P27F	P26F	P25F	P24F	P23F	P22F	P21F	P20F
P2FC	PORT2	09H				v				
	Function	(Prohibit	0	0	0	0	0	0	0	0
		RMW)				0: IN, 01: O			16	
			P37C	P36C	P35C	P34C	P33C	P32C	<u> </u>	
P3CR	PORT3	0AH				V			 	<u> </u>
	Control	(Prohibit	0	. 0	0	0	0	0	-	-
		RMW)			0 : IN	1 : OUT	_			
			P37F	P36F	P35F	P34F		P32F	P31F	P30F
		0BH					·	:		: 0
P3FC	PORT3	(Prohibit	0	0	0	0		0	0	<u> </u>
	Function	RMW)	0 : PORT	0 : PORT	0 : PORT	0 : PORT		0 : PORT	0 : PORT	0 : PORT
	ļ		1 : RAS	1 : R/W	1 : BUSAK	1 : BUSRQ		1 : HWR	1 : WR	1 : RD P40C
								P42C	P41C	: P40C
P4CR	PORT4	0EH	ļ	<u> </u>		:	:	. 0	: 0	: 0
i	Control	(Prohibit			-			- -	<u> </u>	
		RMW)						0:		OUT P40F
		1						P42F	P41F	: P40F
P4FC	PORT4	10H		- 		<u> </u>		0	W	0
	Function	(Prohibit								CS/CAS
		RMW)		:	:	:	:	0 : PC	ואנ 1:	C2/CA2

Note: With the TMP93CM41, which requires an external ROM, PORT0 functions as AD0 to AD7; PORT1, AD8 to AD15 or A8 to A15; P30, the $\overline{\text{RD}}$ signal; P31, the $\overline{\text{WR}}$ signal, regardless of the values set in P0CR, P1CR, P1FC, P30F and P31F.

(2) I/O Port Control (2/2)

Symbol	Name	Address	7	6	5	4	3	2	1	0
			P67C	P66C	P65C	P64C	P63C	P62C	P61C	P60C
P6CR	PORT6	14H					W			
FOCK	Control	(Prohibit	0	. 0	0	0	0	0	0	. 0
		RMW)			11:0	V	1	: OUT		
							P73C	P72C	P71C	P70C
P7CR	PORT7	15H				:			W	
FICK	Control	(Prohibit					0	. 0	0	. 0
		RMW)						0 : IN	1:0	DUT
			P67F	P66F	P65F	P64F	P63F	P62F	P61F	P60F
P6FC	PORT6	16H					w			
FOFC	Function	(Prohibit	0	0	0	0	0	0	0	0
		RMW)	0	: PORT	1 : PG1-O	JT	(: PORT	1 : PG0-	OUT
							P73F	P72F	P71F	
	PORT7	17H						W		
P7FC	Function	(Prohibit					0	0	0	
	runction	RMW)					0 : PORT	0 : PORT	0 : PORT	
							1 : TO3	1 : TO2	1:TO1	
			P87C	P86C	P85C	P84C	P83C	P82C	P81C	P80C
P8CR	PORT8	1AH					W			
FOCK	Control	(Prohibit	0	0	0	0	0	. 0	0	0
		RMW)			11:0	١	1	OUT		
			P97C	P96C	P95C	P94C	P93C	P92C	P91C	P90C
P9CR	PORT9	1BH	W	W				W		
FJCK	Control	(Prohibit	1	1	0	0	0	0	0	0
		RMW)			0:11	V	1	OUT		
				P86F			P83F	P82F		
	PORT8	1CH		W			W	W	:	
P8FC	Function	(Prohibit		0			0	0		
	Function	RMW)		0 : PORT			0 : PORT	0 : PORT		
				1 : TO6			1 : TO5	1 : TO4		
					P95F		P93F	P92F		P90F
	PORT9	1DH			W		W	W		W
P9FC	Function	(Prohibit		:	0		0	0		0
	runction	RMW)		:	0 : PORT	:	0 : PORT	0: PORT	:	0 : PORT
					1 : SCLK1		1 : TxD1	1: SCLK0		1 : TxD0
			PA7C	PA6C	PA5C	PA4C	PA3C	PA2C	PA1C	PA0C
PACR	PORTA	1FH					W			
PACK	Control	(Prohibit					0			
		RMW)			11:0	V	1 :	OUT		

(3) Timer Control (1/3)

Symbol	Name	Address	. 7	6	5	4	3	2	1	0
			PRRUN		T5RUN	T4RUN	P1RUN	P0RUN	T1RUN	TORUN
			R/W	:			R/	W		
TRUN	Timer	20H	0		0	0	0	0	0	0
IKUN	Control	20H			Prescal	er & Timer Ri	un / Stop CON	NTROL		
						0 : Stop & C				
						1 : Run (Co	unt up)			
	8 bit Timer	22H				-	-			
TREG0	Register 0	(Prohibit					V			
	negister o	RMW)				Unde	fined			
	8 bit Timer	23H								
TREG1	Register 1	(Prohibit				V				
		RMW)				Unde		TACLEO	TOCUKA	TOCLKO
			T10M1	T10M0	: PWMM1	PWMM0		T1CLK0	T0CLK1	T0CLK0
	8 bit Timer	24H	0	: 0	0		0	0	0	0
TNAOD	Source	(Prohibit		,		0			:	
TMOD	CLK &	RMW)		bit Timer bit Timer	00: - 01:26-	_ 1	00 : TO 01 : øT		00 : Ti0 01 : φT	
	MODE	KIVIVV)		bit PPG	10:27		10: φT		10: φΤ	
				bit PWM	11:28		11: φT		11: ¢T	
						DBEN	TFF1C1	TFF1C0	TFF1IE	TFF1IS
						R/W	٧	V	R/	w
	8 bit Timer			:		0	0	0	0	0
TFFCR	Flip-Flop	25H		:	:	1 : Double	00 : Inv	ert TFF1	1: TFF1	0: Inverted
	Control					Buffer	01 : Set		Invert	by Timer
						Enable		ar TFF1	Enable	0
							11 : Do	on't care		
	PWM									
TREG2	Timer	26H				(R)/	W (Can re	ad double b	ouffer values.)	
	Register 2					Unde	fined			
	PWM									
TREG3	Timer	27H				(R)/		ad double b	ouffer values.)	
	Register 3					Unde				
			FF2RD	DB2EN	PWM0INT	PWM0M		T2CLK0	PWM0S1	PWM0S0
			R	!			. W			0
				0	0	0	0	0	0	<u>-</u>
	PWM0	28H	TFF2			0 : PWM Mode	00 : φP		00 : 2 ⁶ 01 : 2 ⁷	
POMOD	Mode	(Prohibit	output	Buffer Enable	interrupt	1 : Timer	01 : φP 10 : φP		10:28	
		RMW)	value	Enable	1 : Compare/			on't care		n't care
					match	Wiode				
				:	1					
			FE3RD	DB3FN	PWM1INT	PWM1M	T3CLK1	T3CLK0	PWM1S1	PWM1S0
			FF3RD R	DB3EN	PWM1INT	PWM1M		T3CLK0	PWM1S1	PWM1S0
			FF3RD R	DB3EN 0		PWM1M 0	T3CLK1 W	T3CLK0	PWM1S1	PWM1S0 0
		29Н	R	0	PWM1INT 0		W 0	0	0	0
P1MOD	PWM1	29H (Prohibit	R	0	PWM1INT 0	0	W	0		0 - 1
P1MOD	PWM1 Mode		R - TFF3	0 1 : Double	0 O: Overflow interrupt	0 0 : PWM	W 0 00: φP 01: φP 10: φP	0 1 4 116	0 00: 2 ⁶ 01: 2 ⁷ 10: 2 ⁸	0 - 1 - 1 - 1
P1MOD		(Prohibit	R – TFF3 output	0 1 : Double Buffer	0 O: Overflow interrupt	0 0 : PWM Mode 1 : Timer	W 0 00: φP 01: φP 10: φP	0	0 00: 2 ⁶ 01: 2 ⁷ 10: 2 ⁸	0 - 1 - 1
P1MOD		(Prohibit	R – TFF3 output	0 1 : Double Buffer	0 0 : Overflow interrupt	0 0 : PWM Mode 1 : Timer	W 0 00: φP 01: φP 10: φP	0 1 4 116	0 00: 2 ⁶ 01: 2 ⁷ 10: 2 ⁸	0 - 1 - 1 - 1

(3) Timer Control (2/3)

Symbol	Name	Address	7	6	5	4	3	2	1	0
			FF3C1		FF3TRG1	FF3TRG0	FF2C1	FF2C0	FF2TRG1	FF2TRG0
1			8	V	R/	w	V	V	R/	w
			0	0	0	0	0	0	0	0
1			00 : Do	n't care	00 : Prohib	it TFF3	00 : Do	n't care	00: Prohib	it TFF2
	PWM		01 : Set		invert		01 : Set		invert	
PFFCR	Flip-Flop	2AH	10 : Cle		01 : Invert		10 : Cle		01 : Invert	
	Control		11 : Doi	n't care	10 : Set if n		11 : Do	n't care	10 : Set if r clear i	
					overflo				overfl	
					11 : Clear i				11 : Clear i	
					set if o	verflowed			set if o	verflowed
					<u>:</u>		<u>:</u>		<u> </u>	
l	16 bit	30H								
TREG4L		(Prohibit				V				
	Register4L 16 bit	RMW) 31H				Unde	fined			
TREG4H	1	(Prohibit								
INEG4H	Register4H	RMW)				Unde				
	16 bit	32H				Office				
TREG5L	I .	(Prohibit								
/2052	Register5L	RMW)				Unde				
	16 bit	33H				-	-			
TREG5H	Timer	(Prohibit				V	V			
	Register5H	RMW)				Unde	fined			
	Capture						-			
CAP1L	Register1L	34H				F	₹			
	Registerit					Unde	fined			
	Capture									
CAP1H	Register1H	35H				F				
						Unde				
CAP2L	Capture	36H								
CAFZE	Register2L	3011				Unde				
	_					-	-			
CAP2H	Capture	37H				F	₹			
	Register2H					Unde	fined			
			CAP2T5	EQ5T5	CAP1IN	CAP12M1	CAP12M0	CLE	T4CLK1	T4CLK0
	16 bit		R/\		W		,	R/W	,	
	Timer 4		0	0	0	0	0	0	0	0
T4MOD	I	38H	TFF5 IN			Capture			Source	Clock
	CLK &			Disable	0 : Soft-	00 : Disal			00 : TI4	
	MODE		1 : TRG	Enable	Capture 1 : Don't	01 : TI4 10 : TI4	↑ TI5 ↑ ↑ TI4 ↓	1 : UC4 Clear	01 : φT1 10 : φT4	
					care		↑ TFF1 L	Enable	11 : φT16	5
			TFF5C1	TFF5C0	<u>:</u>	CAP1T4	· ·	EQ4T4	TFF4C1	TFF4C0
			IFF5C1 V		CAPZ14	·	EQ5T4	LQ414		: 1FF4C0 V
	16bit			0	0		. 0	0	0	0
	Timer 4			ert TFF5	-		ert Trigger		00 : Inve	rt TFF4
T4FFCR	Flip-Flop	39H	00 : 111v				er Disable		01 : Set T	
	Control		10 : Cle			1 : Trigge			10 : Clea	
			11 : Do	n't care					11 : Don	t care

(3) Timer Control (3/3)

Symbol	Name	Address	7	6	5	4	3	2	1	0
			-				PG1T	PG0T	DB6EN	DB4EN
			R/W					R/	W	
			0				0	0	0	0
T45CR	T4, T5	3AH	Fix at "0"				PG1 shift	PG0 shift	1 : Doi	uble
	Control						trigger	trigger	Buf	fer
							0 : Timer 0, 1	0 : Timer 0, 1	Ena	ble
							1: Timer 5	1: Timer 4		
	16 bit	40H					-			
TREG6L	Timer	(Prohibit				V	V			
	Register6L	RMW)				Unde	fined			
	16 bit	41H								
TREG6H	Timer	(Prohibit				V	V			
	Register6H	RMW)				Unde	fined			
	16 bit	42H					-			
TREG7L		(Prohibit				V	٧			
	Register7L	RMW)				Unde	fined			
	16 bit	43H					-			
TREG7H		(Prohibit				V	V			
	Register7H	RMW)				Unde	fined			
		,								
CAP3L	Capture	44H				F	3			
	Register3L					Unde	fined			
	_									
САРЗН	Capture	45H					3			
	Register3H					Unde	fined			
	_						_			
CAP4L	Capture	46H				1	₹			
	Register4L					Unde	fined			
							-			
CAP4H	Capture	47H					₹			
	Register4H					Unde	fined			
					CAP3IN	CAP34M1	CAP34M0	CLE	T5CLK1	T5CLK0
	16 bit				W			R/W		
	Timer 5				0	0	0	0	0	0
TENAOS	Source	4011				Capture	Timming		Source	Clock
T5MOD	CLK &	48H			0 : Soft-	00 : Disa			00 : TI6	
	MODE				Capture	01 : TI6		1 : UC5	01 : ¢T1	
					1 : Don't	10 : TI6		Clear	10 : øT4	
					care	11: TFF1	↑ TFF1 ↓	Enable	11 : ¢T16	
					CAP4T6	CAP3T6	EQ7T6	EQ6T6	TFF6C1	TFF6C0
					:	R/	w		V	v
	16 bit				0	0	0	0	0	0
T5FFCR	Timer 5	49H				TEF6 Inv	ert Trigger		00 : Inve	rt TFF6
	Flip-Flop						er Disable		01 : Set 7	
	Control] :				er Enable		10 : Clea	
						33			11 : Don	't care

(4) Pattern Generator

Symbol	Name	Address	7	6	5	4	3	2	1	0
	PG0	4CH	PG03	PG02	PG01	PG00	SA03	SA02	SA01	SA00
PGOREG	Register	(Prohibit		V	V			R/	W	
	Register	RMW)	0	0	0	0	:	Unde	fined	
	PG1	4DH	PG13	PG12	PG11	PG10	SA13	SA12	SA11	SA10
PG1REG		(Prohibit		V	V		:	R/	W	
	Register	RMW)	0	0	0	0		Unde	fined	
			PAT1	CCW1	PG1M	PG1TE	PAT0	CCW0	PG0M	PG0TE
						R/	W			
	000.1		0	0	0	0	0	0	0	0
PG01CR	PG0, 1	4EH	0: 8 bit	0: Normal	0: 4 bit	PG1	0: 8 bit	0: Normal	0: 4 bit	PG0
	Contorol		write	Rotation	Step	trigger	write	Rotation	Step	trigger
			1: 4 bit	1: Reverse	1: 8 bit	input	1: 4 bit	1: Reverse	1: 8 bit	input
			write	Rotation	Step	enable	write	Rotation	Step	enable
						1: Enable				1: Enable

(5) Watch Dog Timer

Symbol	Name	Address	7	6	5	4	3	2	1	. 0
			WDTE	WDTP1	WDTP0	WARM	HALTM1	HALTM0	RESCR	DRVE
						R/\	W			
	Watch		1	0	0	0	0	0	0	. 0
WD-	Dog	5CH		00: 215/f _{SY}	'S	Warming	Standby	Mode	1:	1: Drive
MOD	Timer		1: WDT	01: 217/fsy	'S	up Time	00: RUN	mode	Connect	the pin
	Mode	1	Enable	10: 219/fsy	'S	0: 2 ¹⁴ /inputted	01: STOP	mode	internally	in STOP
				11: 2 ²¹ /f _{SY}	'S	frequency	10: IDLE	1 mode	WDT out to	mode
						1: 2 ¹⁶ /inputted	11: IDLE	2 mode	Reset Pin	
						frequency				
	Watch			<u></u>						
	Dog	5011				V	V			
WDCR	Timer	5DH				_				
	Register				B1H: WDT	Disable Code	4EH: WD	T Clear Code		


(6) Serial Channel

Symbol	Name	Address	7	6	5	4	3	2	1	0
	Serial		RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0
SC0BUF	Channel 0	50H	TB7	TB6	TB5	TB4	TB3	TB2	RB1	TB0
300001	Buffer	3011			R (R	Receiving) / W	(Transmissi	on)		
	Burler					Unde				
			RB8	EVEN	PE	OERR	PERR	FERR	SCLKS	: IOC
			R	R/			ed to 0 by re			/W
	Serial		undefined	 	0	0		0	0	0
SC0CR	Channel 0	51H	Receiving		1:		1: Error		0: SCLK0	1: Input
	Control		data bit 8		Parity	Overrun	Parity	Framing		SCLK0 pin
				1: Even	Enable				1: SCLK0	
	-		TB8	CTSE	RXE	: : WU	SM1	: SM0	SC1	: SC0
			100	CISE	. KAE			51010	: 301	. 300
			undefined	: 0	: 0	R/\ : 0	0	0	: 0	: 0
	Serial				 	1:	00: I/O Inte		00: TO0 Tr	
SCO-	Channel 0	52H	!	CTS	:	:	01: UART 7		:	-
MOD	Mode		data bit 8		:	Wake up			01: Baud	
				Enable	Enable	Enable	10: UART 8		gener	
							11: UART 9	bit	10: Interna	
									11: Don't o	
					BR0CK1	BR0CK0	BR0S3	BR0S2	BR0S1	BR0S0
			R/W	<u> </u>			R/			
	Baud Rate		0	<u> </u>	0	0	0	0	0	0
BROCR	Control	53H	Fix at		00: (,		Set freque	ncy divisor	
			"0"		01: 9			0.1	to F	
					10: 9					
			207			φT32	RB3	RB2	hibited)	: RB0
	Serial		RB7 TB7	RB6 TB6	RB5 TB5	RB4 TB4	TB3	TB2	RB1	TB0
SC1BUF	Channel 1	54H	187	186	·				: ND1	: 160
	Buffen				- К (К	Receiving) / W		on)		
	-		RB8	EVEN	PE	Under OERR	PERR	FERR	: SCLKS	: IOC
			R	 		 			 	: 10C
	Serial		undefined	0	W 0	0 K (Clear	ed to 0 by re	ading)	0	0
SC1CR	Channel 1	55H			1:	. 0			0: SCLK1	1: Input
SCICK	Control	2211	data bit 8		:	0	1: Error		(SCLK1 pin
				o: Odd	Parity	Overrun	Parity	Framing	: (/	SCEK I PIII
	Control		data bit o	1. Even	Enable			:	: 1 · CCI V 1	1
	Control		databito	1: Even	Enable				1:SCLKÍ	
	Control			<u>:</u>		\/\/\	SNA1	SMO		SCO
	Control		TB8	1: Even –	Enable RXE	WU	SM1	SM0	. /—	SC0
			TB8	-	RXE	RΛ	V		(<u>\</u> _) SC1	
SC1-	Serial		TB8	- 0	RXE 0	R/\ 0	V 0	0	SC1 0	0
SC1-		56H	TB8 0 Transmisson	0 Fix at	0 1:	R/\ 0 1:	0 00: I/O	0 Interface	SC1 0 00: TO0 1	0 rigger
SC1- MOD	Serial	56H	TB8	- 0	RXE 0 1: Receive	R/\ 0 1: Wake up	0 00: I/O 01: UA	0 Interface RT 7 bit	SC1 0 00: TO0 T 01: Baud	0 rigger rate
	Serial Channel 1	56H	TB8 0 Transmisson	0 Fix at	0 1:	R/\ 0 1:	0 00: I/O 01: UA 10: UA	0 Interface RT 7 bit RT 8 bit	SC1 0 00: TO0 T 01: Baud gene	0 rigger rate rator
	Serial Channel 1	56H	TB8 0 Transmisson	0 Fix at	RXE 0 1: Receive	R/\ 0 1: Wake up	0 00: I/O 01: UA	0 Interface RT 7 bit RT 8 bit	SC1 0 00: TO0 T 01: Baud gene	i 0 rigger rate rator nal clock ø1
	Serial Channel 1	56Н	TB8 0 Transmisson	0 Fix at	RXE 0 1: Receive Enable	R/\ 0 1: Wake up	0 00: I/O 01: UA 10: UA	0 Interface RT 7 bit RT 8 bit	0 00: TO0 T 01: Baud gene 10: Intern	i 0 rigger rate rator nal clock ø1
	Serial Channel 1	56Н	TB8 0 Transmisson	0 Fix at	RXE 0 1: Receive Enable	R/\ 0 1: Wake up Enable	0 00: I/O 01: UA 10: UA 11: UA	0 Interface RT 7 bit RT 8 bit RT 9 bit	0 00: TO0 T 01: Baud gene 10: Interr 11: Don't	i 0 rigger rate rator nal clock ø1
	Serial Channel 1 Mode	56H	TB8 0 Transmisson data bit 8	0 Fix at	RXE 0 1: Receive Enable	R/\ 0 1: Wake up Enable	0 00: I/O 01: UA 10: UA 11: UA	0 Interface RT 7 bit RT 8 bit RT 9 bit	0 00: TO0 T 01: Baud gene 10: Interr 11: Don't	i 0 rigger rate rator nal clock ø1
	Serial Channel 1 Mode Baud Rate	56H 57H	TB8 0 Transmisson data bit 8	0 Fix at	RXE 0 1: Receive Enable BR1CK1	RA 0 1: Wake up Enable BR1CK0	0 00: I/O 01: UA 10: UA 11: UA	0 Interface RT 7 bit RT 8 bit RT 9 bit BR152 W	0 00: TOO T 01: Baud gene 10: Interr 11: Don't BR1S1	0 frigger rate rator nal clock ∮1 care BR1S0
MOD	Serial Channel 1 Mode		TB8 0 Transmisson data bit 8	0 Fix at	RXE 0 1: Receive Enable BR1CK1	RA 0 1: Wake up Enable BR1CK0	0 00: I/O 01: UA 10: UA 11: UA	0 Interface RT 7 bit RT 8 bit RT 9 bit BR152 W 0	SC1 0 00: TOO T 01: Baud gene 10: Interr 11: Don't BR151 0 ency divisor	0 frigger rate rator nal clock ∮1 care BR1S0
MOD	Serial Channel 1 Mode Baud Rate		TB8 O Transmisson data bit 8	0 Fix at	RXE 0 1: Receive Enable BR1CK1 0 00: ,	RA 0 1: Wake up Enable BR1CK0 0 5T0	0 00: I/O 01: UA 10: UA 11: UA	0 Interface RT 7 bit RT 8 bit RT 9 bit BR152 W 0 Set freque	SC1 0 00: TOO T 01: Baud gene 10: Interr 11: Don't BRIS1 0 ency divisor	0 frigger rate rator nal clock ∮1 care BR1S0
MOD	Serial Channel 1 Mode Baud Rate		TB8 O Transmisson data bit 8	0 Fix at	RXE 0 1: Receive Enable BR1CK1 0 00: 01: 10: 10: 10: 10: 10: 10: 10:	RA 0 1: Wake up Enable BR1CK0 0 5T0	0 00: I/O 01: UA 10: UA 11: UA	0 Interface RT 7 bit RT 8 bit RT 9 bit BR152 W 0 Set freque	SC1 0 00: TOO T 01: Baud gene 10: Interr 11: Don't BR1S1 0 ency divisor	0 rigger rate rator rator ratol clock φ1 care BR1S0
MOD	Serial Channel 1 Mode Baud Rate Control		TB8 O Transmisson data bit 8	0 Fix at	RXE 0 1: Receive Enable BR1CK1 0 00: 01: 10: 10: 10: 10: 10: 10: 10:	R/\ 0 1: Wake up Enable BR1CK0 0 \$T0 \$T2 \$T8	0 00: I/O 01: UA 10: UA 11: UA	0 Interface RT 7 bit RT 8 bit RT 9 bit BR152 W 0 Set freque	SC1 0 00: TOO T 01: Baud gene 10: Interr 11: Don't BRIS1 0 ency divisor	0 frigger rate rator nal clock ∮1 care BR1S0
MOD	Serial Channel 1 Mode Baud Rate Control		TB8 O Transmisson data bit 8	0 Fix at	RXE 0 1: Receive Enable BR1CK1 0 00: 01: 10: 10: 10: 10: 10: 10: 10:	R/\ 0 1: Wake up Enable BR1CK0 0 \$T0 \$T2 \$T8	0 00: I/O 01: UA 10: UA 11: UA	0 Interface RT 7 bit RT 8 bit RT 9 bit BR152 W 0 Set freque	SC1 0 00: TOO T 01: Baud gene 10: Interr 11: Don't BR1S1 0 ency divisor o F shibited) ODE1 R	0 rigger rate rator nal clock BR1S0 0 ODE0
MOD BR1CR	Serial Channel 1 Mode Baud Rate Control Serial Open		TB8 O Transmisson data bit 8	0 Fix at	RXE 0 1: Receive Enable BR1CK1 0 00: 01: 10: 10: 10: 10: 10: 10: 10:	R/\ 0 1: Wake up Enable BR1CK0 0 \$T0 \$T2 \$T8	0 00: I/O 01: UA 10: UA 11: UA	0 Interface RT 7 bit RT 8 bit RT 9 bit BR152 W 0 Set freque	SC1 0 00: TOO T 01: Baud gene 10: Interr 11: Don't BRIS1 0 ency divisor to F chibited) ODE1	0 rigger rate rator nal clock Care BR1S0
MOD	Serial Channel 1 Mode Baud Rate Control	57H	TB8 O Transmisson data bit 8	0 Fix at	RXE 0 1: Receive Enable BR1CK1 0 00: 01: 10: 10: 10: 10: 10: 10: 10:	R/\ 0 1: Wake up Enable BR1CK0 0 \$T0 \$T2 \$T8	0 00: I/O 01: UA 10: UA 11: UA	0 Interface RT 7 bit RT 8 bit RT 9 bit BR152 W 0 Set freque	SC1 0 00: TOO T 01: Baud gene 10: Interr 11: Don't BR1S1 0 ency divisor o F shibited) ODE1 R	0 rigger rate rator nal clock BR1S0 0 ODE0

(7) A/D Converter Control

Symbol	Name	Address	7	6	5	4	3	2	1	0		
	A/D	5EH	EOCF	ADBF	RPT	SCAN		ADS				
ADMOD	Mode Rea		R		R/W			R/W				
1	1	2511	0	0	0	0		0				
	'		1: End	1: Busy	1: Repeat	1: Scan	:	1: Start	:			
			VREFON		SPEED1	SPEED0		ADCH2	ADCH1	ADCH0		
ADMOD	A/D		R/W		R/	w		R/W				
2	Mode Reg	5FH	1		0	0		0	0	0		
_	2		Ladder Resistance SPEED Switch ON/OFF			Analog Input Channel Select						
*1)	AD Result		ADR01	ADR00								
AD	Reg 0/4	60H	R									
REG04L	low		Unde	fined	1	1	1	1	1	1		
AD	AD Result	eg 0 / 4 61H igh	ADR09	ADR08	ADR07	ADR06	ADR05	ADR04	ADR03	ADR02		
REG04H	Reg 0 / 4		R									
	high		Undefined									
*1)	AD Result		ADR11	ADR10								
AD	Reg 1/5	62H	R									
REG15L	low			fined	1	1	1	1	1	1		
AD	AD Result		ADR19	ADR18	ADR17	ADR16	ADR15	ADR14	ADR13	ADR12		
REG15H	Reg 1 / 5	63H	R									
	high		Undefined									
	AD Result		ADR21	ADR20								
AD	Reg 2 / 6	64H				R						
REG26L	low			fined	11	1	1	1	1	1		
AD	AD Result		ADR29	ADR28	ADR27	ADR26	ADR25	ADR24	ADR23	ADR22		
REG26H	Reg 2 / 6	65H	R									
	high					Unde	fined					
	AD Result		ADR31	ADR30								
AD	Reg 3 / 7	66H		R								
REG37L				fined	11	1	1	11	1	1		
AD	AD Result		ADR39	ADR38	ADR37	ADR36	ADR35	ADR34	ADR33	ADR32		
REG37H	Reg 3 / 7	67H				R						
	high					Unde	fined					

*1: Data to be stored in A/D Conversion Result Reg Low are the lower 2 bits of the conversion result. The contents of the lower 6 bits of this register are always read as "1".



(8) Interrupt Control (1/2)

Symbol	Name	Address	7	6	5	4	3	2	1	0
		70H		INT		<u> </u>			ITO	
INTE-	INTerrupt Enable			IADM2	IADM1	: IADM0	10C	: I0M2	IOM1	10M0
0AD	0 & A/D	RMW)	R/W		W		R/W	:	W	
	UWAND	KIVIVV)	0	0	0	0	0	0	0	0
	INTerrupt	71H		INT	75			IN	IT4	
INTE45	Enable	(Prohibit	15C	15M2	15M1	15M0	14C	14M2	I4M1	14M0
11411243	4/5	RMW)	R/W		W		R/W		W	
	4/3	KIVIVV)	0	0	0	0	0	0	0	0
	INTerrupt	72H		INT	7			IN.	IT6	
INTE67	Enable	(Prohibit	17C	17M2	17M1	17M0	16C	16M2	16M1	16M0
1141207	6/7	RMW)	R/W	<u> </u>	W	,	R/W	:	w	
	,	100000	0	0	0	0	0	0	0	0
	INTerrupt	73H		INTT1 (T					Timer 0)	
INTET10	Enable	(Prohibit	IT1C	IT1M2	IT1M1	IT1M0	IT0C	IT0M2	IT0M1	IT0M0
	Timer 1 / 0	RMW)	R/W	<u> </u>	W		R/W		w	
		,,	0	0	0	0	0	0	0	0
	INTerrupt	74H		INTT3 (Time					er 2/PWM0)	
INTE-	Enable	(Prohibit	IPW1C	IPW1M2		IPW1M0	IPW0C	IPW0M2		IPW0M0
PW10	PWm 1/0	RMW)	R/W		W		R/W		. W	
			0	0	0	0	0	0	: 0	0
	INTerrupt	75H		INTTR5 ((TREG4)	
INTET54	Enable	(Prohibit	IT5C	IT5M2	IT5M1	IT5M0	IT4C	IT4M2	IT4M1	IT4M0
	Treg 5 / 4	RMW)	R/W	<u> </u>	W		R/W		w	
		,	0	0	0	0	0	0	0	0
	INTerrupt	76H		INTTR7 ((TREG6)	
INTET76	Enable (Pro	(Prohibit RMW)	IT7C	IT7M2	IT7M1	IT7M0	IT6C	IT6M2	IT6M1	IT6M0
			R/W	<u> </u>	W		R/W		W	
		,	0	0	0	0	0	0	0	
	INTerrupt	77H		INTT					RX0	
INTES0	Enable (F	nable (Prohibit	ITX0C	ITX0M2	ITX0M1	: ITX0M0	IRX0C	IRX0M2		IRX0M0
			R/W	i	W		R/W		. W	
			0	0	0	0	0	0	0	0
	INTerrupt	78H		INTT				INT		
INTES1	Enable	(Prohibit	ITX1C	ITX1M2	ITX1M1	ITX1M0	IRX1C	IRX1M2	•	IRX1M0
-	Serial 1	RMW)	R/W	<u> </u>	W		R/W		W	
	L		0	0 :	0	0	0	0	: 0	0
				I L			\Box		1	
	lxxM2	lxxM1	lxxM0		Eunsti	on (Write)		7		
		 						_		
	0	0	0		nterrupt re			1		
	0	0	1 0			level to "1". level to "2".		i		
	0	1 1	1			level to 2.		1		
	l ĭ	0	0					1		
	1	0	1		Set interrupt request level to "4". Set interrupt request level to "5".					
	1	1	0 Set interrupt request level to "6".					1		
	1	1	1 Prohibit interrupt request.							
└	lxxC		Function (Read)		Function (Write)				
	0	Indicate n	o interrupt i	request.	Cleari	Clear interrupt request flag.				
	1		terrupt req			Don't				
	<u> </u>		F79			2 311 (601 6				

(8) Interrupt Control (2/2)

Symbol	Name	Address	7	6	5	4	3	2	1	0			
	DMA 0	7CH				μDMA0 start vector							
DMA0V		(Prohibit				DMA0V4	DMA0V3	DMA0V2	DMA0V1	DMA0V0			
DIVIAUV	request	RMW)		:	:			W					
	Vector	KIVIVV)				0	0	0	0	0			
	DMA 1	7DH					μD	MA1 start ve	ctor				
DMA1V	request	(Prohibit				DMA1V4	DMA1V3	DMA1V2	DMA1V1	DMA1V0			
DIVIATV	Vector	RMW)		:				W					
	vector	KIVIVV)				0	0	0	0	0			
	DMA 2	7EH					μD	MA2 start ve	ctor				
DMA2V	request	est (Prohibit		:		DMA2V4	DMA2V3	DMA2V2	DMA2V1	DMA2V0			
DIVIAZV	Vector			:		W							
						0	0	0	0	0			
	request (Pro	7FH				μDMA3 start vector							
DV4 V 3//		(Prohibit RMW)				DMA3V4	DMA3V3	DMA3V2	DMA3V1	DMA3V0			
DIVIASV				<u>:</u>	<u> </u>	1		W					
						0	0	0	0	0			
								IOIE	IOLE	NMIREE			
		1				<u> </u>	<u>:</u>	W	W	W			
	Interrupt	1 [0	0	DMA0V1 DMA0V0 O			
	Input	7BH						1: INT0	0: INTO	1: Operate			
IIMC	Mode	(Prohibit RMW)						input	edge	even at			
	Contorol							enable	mode	NMI rise			
	Contorol			:					1: INT0	edge			
									level				
									mode				

(9) Chip Select/Controller

Symbol	Name	Address	7	6	5	4	3	2	1	0	
			B0E		B0CAS	BOBUS	BOW1	B0W0	B0C1	B0C0	
	Diam'r 0	COLL	W		W	w	W	w	W	w	
l	Block 0 CS / WAIT	68H (Prohibit	0		0	0	0	0	0	0	
BOCS	control	1 '	1:		0:	0: 16 bit	00: 2WÁI	T	00: 7F00I	to 7FFFH	
l		RMW)	B0CS		CS0	Bus	01: 1WAI	T	01: 4000	00H to	
l	register		Master bit		1:	1: 8 bit	10: 1WAI	T+n	10: 800000H to		
					CAS0	Bus	11: 0WAI	11: 0WAIT		11: C00000H to	
		T 69H (Prohibit RMW)	B1E		B1CAS	B1BUS	B1W1	B1W0	B1C1	B1C0	
	Di		W		W	w	W	w	w	W	
1	Block 1		0		0	0	0	0	0	0	
B1CS	CS/WAIT		1:		0:	0: 16 bit	00: 2WAIT		00: 880H to 7FFFH		
l	control		B1CS		CS1	Bus	01: 1WAIT 10: 1WAIT + n 11: 0WAIT		01: 400000H to		
ĺ	register		Master bit		1:	1: 8 bit			10: 800000H to		
					CAS1	Bus			11: C00000H to		
			B2E		B2CAS	B2BUS	B2W1	B2W0	B2C1	B2C0	
	Dia di 2		W		W	w	W	W	W	W	
	Block 2	6AH	1		0	0	0	0	0	0	
B2CS	CS/WAIT	(Prohibit RMW)	1:		0:	0: 16 bit	00: 2WAI	00: 2WAIT		l to	
	control		B2CS		CS2	Bus	01: 1WAIT		01: 400000H to		
	register		Master bit		1;	1: 8 bit	10: 1WAI	T + n	10: 800000H to		
					CAS2	Bus	11: 0WAI	Т	11: C00000H to		

Note 1: After reset, only "Block 2" is set to enable.

(10) Clock Control

Symbol	Name	Address	7	6	5	4	3	2	1	0	
							SCOSEL	SCOEN	ALEEN	CLKEN	
								R/W			
	Clock						0	0	0/1 note1)	0/1 note1)	
CKOCR	Output	006DH					SCOUT	SCOUT	ALE pin	CLK pin	
	Control		1	ŀ			select	Output	control	control	
	Register						0:f _{SYS} ×2	control	0 : HZ	0:HZ	
							clock	0 : I/O port	output	output	
1		1					1 : f _{SYS} clock	1:SCOUT	1:ALE	1:CLK	
├──					B1/E1/		201601	output	output	output	
			XEN	XTEN	RXEN	RXTEN	RSYSCK	WUEF	PRCK1	PRCK0	
	System			r		R/					
	Clock		11	0	1	0	0	0	0	0	
SYSCR0	Control	006EH	High	Low	High	Low	slect clock	Warming Up	select prescal	er clock	
1			Frequency	Frequency	Frequency	Frequency	after	Timer	00 : f _{FPH}		
l	Register 0		oscillator (fc)	oscillator (fs)	oscillator (fc)	oscillator	released STOP mode	0 write :	01 : fs 10 : fc/16		
l			0 : stop 1 :	0 : stop 1 :	after released STOP mode	released	0 : fc	don't care 1 write :	10 : 10/16 11 : (reserved)		
			oscillation	oscillation	0 : stop	STOP mode	1 : fs	start timer	ii. (reser	vea)	
			Oscillation	Oscillation	1 : oscillation	0 : stop	1.13	0 read :			
						1 : oscillation		end			
1								warming			
l		İ						1 read:			
								not end warming			
1								up			
							SYSCK	GEAR2	GEAR1	GEAR0	
1								R/	W		
	System						0	1	0	0	
SYSCR1	Clock	006FH					select system	select gear va	lue of high free	uency (fc)	
I STACK!	Control	000711	1				clock	000 : fc			
l	Register 1		1				0 : fc	001 : fc/2			
			l				1 : fs	010 : fc/4			
		1		l			note2)	011 : fc/8			
1								100 : fc/16			
l			1					101 : (reserv			
			I					110 : (reserv			
								111 : (reserv	red)		

(note 1) The value after reset of < CLKEN>, < ALEEN> is following:

TMP93CM40 : "0" (High impedance output)
TMP93CM41 : "1" (CLK or ALE output)


But during reset, CLK pin is pulled up internally regardless of the products.

(note2) The high frequency oscillator will be enabled regardless the value of SYSCR0 < XEN> when SYSCR1 < SYSCK> is set to "0".


On the other hand, the low frequency oscillator will be enabled regardless the value of SYSCR0 < XTEN > when SYSCR1 < SYSCK > is set to "1".

6. Port Section Equivalent Circuit Diagram


- Reading The Circuit Diagram
 - Basically, the gate singles written are the same as those used for the standard CMOS logic IC [74HCXX] series.
 - The dedicated signal is described below.
- STOP: This signal becomes active "1" when the hold mode setting register is set to the STOP mode and the CPU executes the HALT instruction. When the drive enable bit [DRIVE] is set to "1", however, STP remains at "0".
- The input protection resistor ranges from several tens of ohms to several hundreds of ohms.
- PO (AD0 to AD7), P1 (AD8 to 15, A8 to 15), P2 (A16 to 23, A0 to 7)




• P30 (RD), P31 (WR)




• P32 to 37, P40 to 41, P6, P7, P80 to 86, P91 to 92, P94 to 95, PA




• P42 (CS2, CAS2)




• P5 (AN0 to 7)




• P87 (INT0)




• P90 (TXD0), P93 (TXD1)



• P96 (XT1), P97 (XT2)




NMI



• WDTOUT



• CLK




• EA, AM8/16




218


• ALE




• RESET



• X1, X2



• VREF, AGND



7. Care Points and Restriction

- (1) Special Expression
 - ① Explanation of a built-in I/O register: Register

Symbol <Bit Symbol>
ex) TRUN <TORUN> ··· Bit TORUN of Register TRUN

2 Read, Modify and Write Instruction

An instruction which CPU executes following by one instruction.

- 1. CPU reads data of the memory.
- 2. CPU modifies the data.
- 3. CPU writes the data to the same memory.

ex1) SET 3, (TRUN) ··· set bit3 of TRUN ex2) INC1, (100H) increment the data of 100H

 The representative Read, Modify and Write Instruction in the TLCS-900

SET	imm, mem,	RES	imm, mem
CHG	imm, mem,	TSET	imm, mem
INC	imm, mem,	DEC	imm, mem
RLD	A, mem,	ADD	imm, reg

- 3 1 state
- 1 cycle clock divided by 2 oscillation frequency is called 1 state
- ex) The case of oscillation frequency is 20MHz.
- (2) Care Points
 - ① EA, AM8/16 pin

Fix these pins VCC or GND unless changing voltage.

2 TEST2, TEST2 pin

Connect TEST1 pin with TEST2 pin.

3 Reserved Area in Memory Space

The 256 byte memory area for FFFF00H to FFFFFH cannot be used because it is a reserved area.

When IDEL1 mode (operates only as an oscillator) is used, set TRUN <PRRUN> to "0" to stop prescaler before "HALT" instruction is executed.

⑤ Warming-up Counter

The warming-up counter operates when the STOP mode. is released even the system which is used an external oscillator. As a result, it takes warming up time from inputting the releasing request to outputting the system clock.

⑥ High Speed μDMA (DRAM refresh mode)

When the bus is released (\overline{BUSAK} = "0") for waiting to accept the interrupt, DRAM refresh is not performed because of the high speed μDMA is generated by an interrupt.

7 Programmable Pull Up/Down Resistance

The programmable pull up/down resistors can be selected ON/OFF by program when they are used as the input ports. The case of they are used as the output ports, they cannot be selected ON/OFF by program.

8 Bus Releasing Function

Refer to the "Note about the Bus Release" in 3.5 Functions of Ports because the pin state when the bus is released is written.

Watch Dog Timer

The watch dog timer starts operation immediately after the reset is released. When the watch dog timer is not used, set watch dog timer to disable.

Watch Dog Timer

When the bus is released, both internal memory and internal I/O cannot be accessed. But internal I/O continues to operate. So, the watch dog timer continues to run. Therefore, be careful with the bus releasing time and set the detection timer of watch dog timer.

① A/D Converter

The ladder resistor between CREFH and VREFL pins can be cut by program to reduce the power consumption. When the standby mode is used, cut by program before "HALT" instruction is used.

¹² CPU (High SpeedµDMA)

Only the "LDC cr, r", "LDC r, cr" instruction can be used to access the control register like transfer source address register (DMASn) in the CPU.

8. TMP93XX40/41 Different Points

	93CM40F	93CM41F	93CM40AF	93CM41AF	93CS40F	93PS40F		
Built-in ROM	32 K byte Mask ROM (8000H-FFFFH)	None	32 K byte Mask ROM (8000H-FFFFH)	None	64 K byte Mask ROM (8000H-17FFFH)	64 K byte OTP (8000H-17FFFH)		
Built-in RAM	2 K byte (0080H - 087FH)							
Operation frequency fc at 3V ± 10%	4 to 10) MHz	4 to 12.5 MHz					
ADC operation voltage range	5V ± 10% (4	to 20 MHz)	5V ± 10% (4 to 20 MHz) 3V ± 10% (4 to 12.5 MHz)					
CS2 Mapping area in case of <b2c1, 0=""> = 00</b2c1,>	10000H to	08000H to	10000H to	08000H to	18000H to			
CS1 Mapping area in case of <b1c1, 0=""> = 00</b1c1,>	880H to 7FFFH							
Port 5 Input level (V _{IL})	0.2	Vcc	0.3 V _{CC}					