

Component Video Selector

Features

- Wide Bandwidth: 200 MHz
- Very Low Crosstalk: −70 dB at 5 MHz
 Improved System Performance
- CMOS Compatible
- I²C Bus Compatible
- Fast Switching—ton: <200 ns
- Low r_{DS(on)}: 44 Ω
- Single Supply Capability

Benefits

- Low Insertion Loss
- Reduced Power Consumption
- Easily Interfaced
- Future System Expansion via I²C Bus

Applications


- Component Video Switching: RGB + SYNC, S-VHS, Y-C, etc.
- Audio/Video Routing
- Digital TV
- ATE
- I²C Bus Audio/Video Systems
- SCART Video Switching

Description

The DG894 is a monolithic video selector designed for switching a variety of component video signals. The low on-resistance and low capacitance of the DG894 make it ideal for video/audio signal routing. Switch control can be through direct CMOS addressing or through the two-wire I2C bus.

The DG894 is built on the Siliconix proprietary D/CMOS process that combines n-channel DMOS switching FETs with low-power CMOS control logic and drivers. Low-capacitance DMOS FETs are used to achieve high levels of off isolation at low cost.

Functional Block Diagram and Pin Configuration



SMO	SEL	SDA	SCL	Function/Switch On
0	0	I ² C Bus	Operatio	n, Address A ₀ = "1"
0	1	I ² C Bus	Operatio	n, Address A ₀ = "0"
1	0	0	0	All switches off
1	0	0	1	Y ₀ , C ₀
1	0	1	0	Y ₁ , C ₁
1	0	1	1	Y ₂ , C ₂
1	1	0	0	R ₁ , G ₁ , B ₁ , F ₁
1	1	0	1	R ₂ , G ₂ , B ₂ , F ₂
1	1	1	0	$R_1, G_1, B_1, F_1, Y_1, C_1$
1	1	1	1	R ₂ , G ₂ , B ₂ , F ₂ , Y ₂ , C ₂

Truth Table

Ordering Information

	28-Pin Wide Body SOIC	DG654DW
−40 to 85°C	28-Pin Wide Body SOIC	DG894DW
	28-Pin Plastic DIP	DG894DJ
Temp Range	Package	Part Number

P-32167-Rev. C (11/15/93)

2-126

8254735 0019289 356



Absolute Maximum Ratings

V+ to GND0.3 V to 19 V
V+ to V0.3 V to 19 V
V- to GND10 V to 0.3 V
Digital Inputs
Signal Inputs

Continuous Current (Any Terminal) 20 mA
Current (Any Terminal) Pulsed 1 ms, 10% Duty Cycle Max . 40 mA
Storage Temperature65 to 125°C
Power Dissipation (Package)a
28-Pin Plastic DIP
28-Pin Wide Body SOIC
Notes:
a. All leads welded or soldered to PC board.

Specifications

		Test Conditions Unless Otherwise Specified		Limits ~40 to 85°C				
Parameter	Symbol	$V_{DD} = 12 \text{ V}, V_{SS} = -5 \text{ V}$ $V_{INH} = 3 \text{ V}, V_{INL} = 1.5 \text{ V}^{\text{e}}$	Temp ^a	Minc	Турь	Maxc	Unit	
Analog Switch								
Analog Signal Ranged	Vanalog	$V_{DD} = 12 \text{ V}, V_{SS} = GND$	Full	0		4	<u> </u>	
	*ANALUG	$V_{DD} = 12 \text{ V}, V_{SS} = -5 \text{ V}$	Full	-2	 	2	v	
Drain-Source On-Resistance	rDS(on)	$I_S = -10 \text{ mA, } V_D = 0 \text{ V}$	Room Fuli		44 51	100 150		
Resistance Match Between Channels	Δr _{DS(on)}]	Room	 	10		Ω	
Source Off Leakage Current	I _{S(off)}	$V_S = 4 \text{ V}, V_D = 0 \text{ V}$	Room Full	-10 -100	-0.05	10 100		
Drain Off Leakage Current	$I_{\mathrm{D(off)}}$	$V_D = 4 \text{ V}, V_S = 0 \text{ V}$	Room Full	-10 -100	-0.05	10 100	nA	
Total Switch On Leakage Current	I _{D(on)}	$V_D = V_S = 4 V$		-10 -100	-0.07	10 100		
Input			1					
Input Voltage High	V _{INH}		Full	3	2.55			
Input Voltage Low	V _{INL}		Full	3	2.55	1.5		
Input Threshold	$V_{\rm th}$		Room		2.55	1.5	V	
Temp Coefficient of Input Threshold	TCth		Full		-200		μV/°C	
Input Current	I _{IN}	$V_{IN} = GND \text{ or } V_{DD}$	Room Full	-1 -20	0.05	1 20	μ Α	
Output Voltage Low	Vol	Pin 21, During Acknowledge, I _{OL} = 3 mA	Room			0.4		
Dynamic						0.4		
Input Capacitanced	Cin	Pin 21, 22	Room		3			
On State Input Capacitanced	C _{S(on)}	$V_S = V_D = 0 V$	Room			10		
Off State Input Capacitanced	C _{S(off)}	$V_S = 0 V$	Room		10	15	pF	
Off State Output Capacitanced	C _{D(off)}	$V_D = 0 V$	Room		4	8		
Bandwidth ^d	BW	$R_L = 50 \Omega$, See Figure 1	Room	200	500	8	\	
Iurn On Time	urn On Time		Room	200	300		MHz	
Turn Off Time topp		$R_L = 1 \text{ k}\Omega$, $C_L = 35 \text{ pF}$, 50% to 90% $V_{SS} = -5 \text{ V}$, 0 V, $V_S = 3 \text{ V}$, See Figure 1	Room			200	ns	
SCL Max Clock Frequency	F _{SCL(MAX)}		Full	100		180		
Component Crosstalk	X _{TALK(CO)}	P 100 P 110	Room	100			kHz	
Channel Crosstalk	X _{TALK(CH)}	$R_{IN} = 10 \Omega$, $R_L = 1 k\Omega$ f = 5 MHz, See Figure 2 and 3	Room		-85		dB	
	(31)		KOOIII		-85			

P-32167-Rev. C (11/15/93)

■ 8254735 0019290 078 ■



Specifications

		Test Conditions Unless Otherwise Specified		Limits 40 to 85°C			
Parameter	Symbol	$V_{DD} = 12 \text{ V}, V_{SS} = -5 \text{ V}$ $V_{INH} = 3 \text{ V}, V_{INL} = 1.5 \text{ V}^e$	Temp ^a	Min ^c	Турв	Maxe	Unit
Supply Voltage							
Positive Supply Current	I+		Room Full		3 4	8 10	mA
Negative Supply Current	I-	All Control Inputs 0 V, 5 V	Room Full	-8 -10	-2.5 -3.0		

Notes:

Room = 25°C, Full = as determined by the operating temperature suffix.

Typical values are for DESIGN AID ONLY, not guaranteed nor subject to production testing.


The algebraic convention whereby the most negative value is a minimum and the most positive a maximum, is used in this data sheet.


Guaranteed by design, not subject to production test. VIN = input voltage to perform proper function.





Purchase of Siliconix DG894 components conveys a license to use them in the I²C system as defined by Philips.

Typical Characteristics












2-128 8254735 0019291 TO4 **==** P-32167---Rev. C (11/15/93)


Siliconix A Member of the TEMIC Group


Typical Characteristics (Cont'd)















P-32167-Rev. C (11/15/93)

8254735 0019292 940 **8**



Test Circuits



CL (includes fixture and stray capacitance)

$$V_O = V_S \frac{R_L}{R_L + r_{DS(on)}}$$

Figure 1. Switching Time




Figure 2. Component Crosstalk

2-130

Figure 3. Channel Crosstalk




Figure 4. Bandwidth

P-32167—Rev. C (11/15/93)



Operating Voltage Range




Figure 5.

Pin Description

Symbol	Description
Y ₀ , Y ₁ , Y ₂	An analog channel input, typically luminance.
C ₀ , C ₁ , C ₂	An analog channel input, typically chrominance.
R ₁ , R ₂ , G ₁ , G ₂ , B ₁ , B ₂ , FB ₁ , FB ₂	An analog channel input, typically "red", "green", "blue" or "fast blanking", as appropriate.
GND	Analog and digital ground.
V_{DD}	Positive supply voltage ^a
V_{SS}	Negative supply voltage
Y _{OUT} , C _{OUT}	An analog channel output, typically luminance or chrominance, as appropriate
R _{OUT} , G _{OUT} , B _{OUT} , FB _{OUT}	An analog channel output, typically "red", "green", "blue" or "fast blanking", as appropriate.
SMO	A low selects serial mode (I ² C) operation. A high selects CMOS operation.
SDA	Serial data lineb
SCL	Scrial clock line ^b
SEL	CMOS control line or I ² C address ^c select line

Notes:

Notes:

A. Both VDD pins (Pin 1 and Pin 26) must be connected for proper operation.

b. SDA and SCL pins become CMOS control inputs when SMO = High.

c. The SBL pin, in I²C bus operation (i.e., with SMO low), is the least significant bit of the device address. This allows two devices to operate on the same I²C bus, yet retain independent control.

P-32167---Rev. C (11/15/93)

8254735 0019294 713 🖿

DG894



Applications

I²C Bus Operation—RGB Switching

Figure 6 shows an inexpensive RGB + stereo selector. The two audio channels are switched via the C, Y terminals. The Si584 quad video buffer drives four 75- Ω output lines.




Figure 6.

P-32167-Rev. C (11/15/93)



Applications (Cont'd)




Figure 7.

Characteristics of the I2C Bus

The I²C Bus interface is ideally suited for communication between different ICs or modules. Its salient features are:

- Two wire bidirectional serial bus
 - Serial data (SDA) and serial clock (SCL) lines
- Multi-master system (built-in arbitration for multi-master systems)
- Devices have independent clocks
- Master and slave devices can be receivers and/or transmitters.
- Each device has a unique address.
- Maximum bus clock rate of 100 kHz.
- Any number of interfaces may be connected to the bus
 - Limited only by total capacitance of 400 pF
 - Each pin on bus limited to 10-pF capacitance
 - Input levels:

 $V_{IL} \max = 1.5 \text{ V (fixed supply operation)}$

 $V_{IH} \min = 3 V$ (fixed supply operation)

 V_{IL} max = 0.3 V_{DD} (wide range supply operation)

 $V_{IH} \min = 0.7 V_{DD}$ (wide range supply operation)

System Configuration

R_p value depends on:

number of devices on bus

- total bus capacitance
- supply voltage (Figure 7).

Data Transfer on the I2C Bus

If the bus is not being used, both SDA and SCL lines must be left high.

Every byte put onto the SDA line should be eight bits long (MSB first), followed by an acknowledge bit, which is generated by the receiving device.

Each data transfer is initiated with a start condition and ended with a stop condition. The first byte after a start condition is always the address byte. If this is the device's own address, the device will generate an acknowledge by pulling the SDA line low during the ninth clock pulse, then accept the data in subsequent bytes until another start or stop condition is detected.

The eight bit of the address byte is the read/write bit (high = read from addressed device, low = write to the addressed device) so, for the DG894, the address is only considered valid if the R/W bit is low.

Data bytes are always acknowledged during the ninth clock pulse by the addressed device. Note that during the acknowledge period the transmitting device must leave the SDA line high.

Premature termination of the data transfer is allowed by generating a stop condition at any time. When this happens, the DG894 will remain in the state defined by the last complete data byte transmitted.




Figure 8. START and STOP Conditions

P-32167-Rev. C (11/15/93)

8254735 0019296 596



Applications (Cont'd)




Figure 9. Data Transfer on the I²C Bus

Timing Specifications of the I²C Bus

 $I^2\mathrm{C}$ bus load conditions for timing specifications are as follows:

 $4~k\Omega$ pull-up resistors to +5 V; 200 pF capacitor to ground. All values are referred to $V_{IH}=3~V,\,V_{IL}=1.5~V.$

Parameter	Symbol	Min	Max	Unit
SCL Clock Frequency	f_{scl}	_	100	kHz
Bus Free Before Start	tBUF	4.7	-	
Start Condition Set-up Time	tsu;sta	4.7		l .
Start Condition Hold Time	t _{HD;STA}	4	_	
SCL and SDA Low Period	t _{LOW}	4.7		
SCL and SDA High Period	tHIGH	4		μs
SCL and SDA Rise Time	t _r	-	1.0	
SCL and SDA Fall Time	tf	-	0.3]
Data Set-Up Time (WRITE)	tsu;dat	0.25		
Data Hold Time (WRITE)	t _{HD;DAT}	0*	-	1

^{*} A transmitter must internally provide at lease a hold time to bridge the undefined region (max 300 ns) of the falling edge of

I2C Bus Protocol

The DG894 is a slave receiver type of I^2C interface and has four allocated addresses, two of which are user programmable through the SEL pin. Additional addresses may be obtained by a metal mask option for users requiring more than two DG894s on the same I^2C bus. Contact Siliconix marketing for further information.

After the correct address has been sent, only one data byte is needed to define the switch configuration. Subsequent data put onto the bus will update the switches until a STOP condition (or another START condition) signals that the device is no longer being addressed. The switches will then remain in their last configuration as long as power is maintained to the chip.

Power on Reset

A power on reset function is provided on the DG894 to turn all switches off following power up if the I²C mode is selected. In the CMOS control mode, the switches are selected according to the state of the control inputs.




Figure 10. I²C Bus Timing Diagram

P-32167-Rev. C (11/15/93)

2-134

8254735 0019297 422



Applications (Cont'd)

Minimum Bit Stream to Set Up DG894 Switches

