Comparison table of TMP86CM25F/CS25F/PS25F/C925XB and TMP86CM25AF/FM25F Difference

	TMP86CM25F/ TMP86CS25F	TMP86PS25F	TMP86C925XB (Emulation chip)	TMP86FM25F	TMP86CM25AF
ROM	32 K (Mask ROM) 60 K (Mask ROM)	60 K (OTP)	-	32 K (Flash)	32 K (Mask ROM)
RAM	2	K	-	2	K
I/O	42	pin	42 pin (MCU part)	42	pin
External Interrupt		5 pin		5 p	pin
AD Converter		8-bit AD converter × 8	ch	8-bit AD converte	er × 8 ch (Note 3)
Timer Counter		18-bit timer × 1 ch		18-bit tim	er × 1 ch
Timer Counter		8-bit timer \times 4 ch		8-bit timer × 4 ch	
Serial Interface	8-bit SIO × 2 ch			8-bit SIO × 2 ch	
Serial interface		UART × 1 ch		UART × 1 ch	
LCD	60 seg × 16 com			60 seg × 16 d	com (Note 4)
Key-on Wakeup		4 ch		4 ch	
Operating	1.8 to 5.5 V	at 4.2 MHz	1.8 to 5.25 V at 4.2 MHz	1.8 to 3.6 V at 4.2 M	1Hz (External clock)
Voltage	2.7 to 5.5 \	/ at 8 MHz	2.7 to 5.25 V at 8 MHz	1.8 to 3.6 V at 8 I	MHz (Resonator)
in MCU Mode	4.5 to 5.5 V	at 16 MHz	4.5 to 5.25 V at 16 MHz	2.7 to 3.6 V	at 16 MHz
Operating Temperature in MCU Mode	−40 tc	985°C	0 to 60°C	−40 to 85°C	
Writing to Flash Memory		-		2.7 to 3.6V at 16 MHz 25°C ± 5°C	
Package	P-QFP100-	1420-0.65A	FBGA272	P-QFP100-	1420-0.65A
CPU Wait (Note 1)	<u> </u>	N/A Available (Note 2)			(Note 2)

Note 1: The CPU wait is a CPU halt function for stabilizing of power supply of Flash memory. The CPU wait period is as follows. In the CPU wait period except RESET, CPU is halted but peripheral functions are not halted. Therefore, if the interrupt occurs during the CPU wait period, the interrupt latch is set. In this case, if the IMF has been set to "1", the interrupt service routine is executed after CPU wait period. For details refer to 1.1 "Flash Memory" in TMP86FM25F data sheet.


Condition	Wait Time	Halt/Operate		
Condition	vvait Tillie	CPU	Peripherals	
After reset release	2 ¹⁰ /fc[s]	Halt	Halt	
Changing from STOP mode to NORMAL mode (at EEPCR <mnpwdw> = "1")</mnpwdw>	2 ¹⁰ /fc[s]	Halt	Operate	
Changing from STOP mode to SLOW mode (at EEPCR <mnpwdw> = "1")</mnpwdw>	2 ³ /fs[s]	Halt	Operate	
Changing from IDLE0/1/2 mode to NORMAL mode (at EEPCR <atpwdw> = "0")</atpwdw>	2 ¹⁰ /fc[s]	Halt	Operate	
Changing from SLEEP0/1/2 mode to SLOW mode (at EEPCR <atpwdw> = "0")</atpwdw>	2 ³ /fs[s]	Halt	Operate	

- Note 2: Though the TMP86CM25AF does not have a Flash memory, the CPU wait function is inserted in TMP86CM25A to keep the compatibility with Flash product (TMP86FM25F).
- Note 3: AD conversion time of TMP86CM25A/FM25 is different from that of TMP86CM25/CS25/PS25/C925. For details, refer to 2.12 "8-Bit AD Converter (ADC)".
- Note 4: The reference voltage of TMP86CM25A/FM25 is different from that of TMP86CM25/CS25/PS25/C925. For details, refer to "Electrical Characteristics".

CMOS 8-Bit Microcontroller TMP86FM25F

The TMP86FM25 is a Flash type MCU which includes 32 Kbytes Flash memory. It is a pin compatible with a mask ROM product "A" version of the TMP86CM25A. Writing the program to built-in Flash memory, the TMP86FM25 operates as the same way as the TMP86CM25A. The TMP86FM25 has a 2 Kbytes BOOT ROM (Masked ROM) for programming to Flash memory.

Product No.	Flash Memory	BOOT ROM	RAM	Package
TMP86FM25F	32 K × 8 bits	2 K × 8 bits	2.0 K × 8 bits	P-QFP100-1420-0.65A



030619FBP1

• The information contained herein is subject to change without notice.

The information contained herein is présented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA for any infringements of patents or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of TOSHIBA or others.

TOSHIBA is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor devices in general

can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to comply with the standards of safety in making a safe design for the entire system, and to avoid situations in which a malfunction or failure of such TOSHIBA products could cause loss of human life, bodily injury or damage to property.

In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent TOSHIBA products specifications. Also, please keep in mind the precautions and conditions set forth in the "Handling Guide for Semiconductor Devices," or "TOSHIBA Semiconductor Reliability Handbook" etc..

The TOSHIBA products listed in this document are intended for usage in general electronics applications (computer, personal equipment, office equipment, measuring equipment, industrial robotics, domestic appliances, etc.). These TOSHIBA products are

redulpment, onlice equipment, measuring equipment, industrial hobbits, domestic appliances, etc.). These TOSHBA products are neither intended nor warranted for usage in equipment that requires extraordinarily high quality and/or reliability or a malfunctionor failure of which may cause loss of human life or bodily injury ("Unintended Usage"). Unintended Usage include atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, medical instruments, all typics of safety devices, etc.. Unintended Usage of TOSHIBA products listed in this document shall be made at the customer's own risk.


The products described in this document are subject to the foreign exchange and foreign trade laws.
TOSHIBA products should not be embedded to the downstream products which are prohibited to be produced and sold, under any law and regulations

For a discussion of how the reliability of microcontrollers can be predicted, please refer to Section 1.3 of the chapter entitled Quality and Reliability Assurance/Handling Precautions.

2004-03-01 86FM25-1

Pin Assignments (Top view)

P-QFP100-1420-0.65A




Note1: The masked ROM product (TMP86CM25AF/CM25F/CS25F), the OTP product (TMP86PS25F) and the emulation chip (TMP86C925XB) don't have a BOOT function in P15 pin.

Note2: Ports assigned as MUL6 to MUL0 can switch pin assignment by the multifunction register (MULSEL). For functions assigned to each pin, see the table below.

Pin Name	Function	Pin Assignment
MUL0	DVO	P30 or P71
MUL1	PDO3, PWM3,TC3	P31 or P72
MUL2	PDO4, PWM4, PPG4, TC4	P32 or P73
MUL3	PDO6 , PWM6 , PPG6 ,TC6	P33 or P74
MUL4	INT1	P12 or P34
MUL5	INT2	P13 or P35
MUL6	INT3	P14 or P36

Block Diagram



86FM25-3 2004-03-01

Pin Funtions

The TMP86FM25 has MCU mode and serial PROM mode.

(1) MCU mode

In the MCU mode, the TMP86FM25 is a pin compatible with the TMP86CM25A (Make sure to fix the TEST pin to low level).

(2) Serial PROM mode

In the Serial PROM mode, programming to Flash memory is available by executing BOOT ROM.

In the serial PROM mode, TXD (P16) and RXD (P15) pins are used as a serial interface pin. Therefore, if the programming is executed on-board after mounting, these pins should be released from the other devices for communication in serial PROM mode.

86FM25-4 2004-03-01

1.1 FLASH Memory

1.1.1 Outline

The TMP86FM25 incorporates 32768 bytes of FLASH memory (Address 8000H to FFFFH). The writing to FLASH is controlled by FLASH control register (EEPCR), FLASH status register (EEPSR).

To write data to the FLASH, execute the Serial PROM mode. For details about the Serial PROM mode, refer to "2.1 Serial PROM Mode".

The FLASH memory of the TMP86FM25 features:

- The FLASH memory is constructed of 512 pages FLASH memory and one page size is 64 bytes (512 pages × 64 bytes = 32768 bytes).
- The TMP86FM25 incorporates a 64-byte temporary data buffer. The data written to FLASH memory is temporarily stored in this data buffer. After 64 bytes data have been written to the temporary data buffer, the writing to FLASH memory automatically starts by page writing (The 64 bytes data are written to specified page of FLASH simultaneously). At the same time, page-by-page erasing occurs automatically. So, it is unnecessary to erase individual pages in advance.
- The FLASH control circuit incorporates an oscillator dedicated to the FLASH. So FLASH writing time is independent of the system clock frequency (fc). In addition, because an FLASH control circuit controls writing time for each FLASH memory cell, the writing time varies in each page (Typically 4 ms per page).
- Controlling the power for the FLASH control circuit (Regulator and voltage step-up circuit) achieves low power consumption if the FLASH is not in use (Example: When the program is executed in RAM area).

1.1.2 Conditions for Accessing the FLASH Areas

The conditions for accessing the FLASH areas vary depending on each operation mode. The following tables shows FLASH are access conditions.

Table 1.1.1 FLASH Area Access Conditions

	Area	Operation Mode		
	Alea	MCU Mode (Note 1)	Serial PROM Mode (Note 2)	
FLASH memory 8000H to FFFFH		Read/Fetch only	Write/Read/Fetch supported	

- Note 1: "MCU Mode" shows NORMAL1/2 and SLOW1/2 modes.
- Note 2: "Serial PROM Mode" shows the FLASH controlling mode. For details, refer to 2.1 "Serial PROM Mode".
- Note 3: "Fetch" means reading operation of FLASH data as an instruction by CPU.

86FM25-5 2004-03-01

1.1.3 Differences among Product Series

The specifications of the FLASH product (TMP86FM25) are different from TMP86CM25A (Masked ROM "A" version), TMP86C925XB (Emulation chip), TMP86CM25F/CS25F (Masked ROM) and TMP86PS25 (OTP) as listed below. See 1.2.2 "Control" for explanations about the control registers.

		FLASH Product (TMP86FM25) Masked ROM "A" Version (TMP86CM25AF)		The Current Products TMP86C925XB (Emulation chip) TMP86CM25F/CS25F (Mask ROM)	
				TMP86PS25F (OTP)	
Rewriting the EEPCR register <eepmd, eeprs,="" mnpwdw=""></eepmd,>		It is possible to rewrite the EEPCR register only when the program execution area in use is RAM/BOOT-ROM. Neither the EEPMD nor EEPRS itself does not function.		The FLASH function is not executed because the emulation chip and the MASK (except "A" version)/OTP products don't have EEPCR and EEPSR registers.	
FLASH write time		Typically 4 ms (Independent of the system clock)	(Writing to an area that corresponds to the FLASH area causes nothing.)	Therefore, the software including the FLASH register can not be emulated by the emulation chip. If the software including the FLASH	
Executing a read instruction/fetch to the 8000H to FFFFH area when EEPSR <bfbusy> = "1".</bfbusy>		If EEPSR <bfbusy> = "1", executing a read instruction/fetch to the FLASH area causes FFH to be read regardless of what the current ROM data is. Fetching FFH results in a software interrupt occurring.</bfbusy>		register is executed in the MASK (except "A" version)/OTP or the emulation chip, the software process differs from the FLASH product.	
Executing a write instruction to the 8000H to FFFFH area when	MCU mode	The EEPSR <bfbusy> st disabled).</bfbusy>	ays at "0" (Write		
EEPCR <eepmd> = "0011" EEPSR<ewupen> = "1" and EEPSR<bfbusy> = "0"</bfbusy></ewupen></eepmd>	Serial PROM mode	The EEPSR <bfbusy> is set to "1" — (Write enabled).</bfbusy>			
CPU wait for Flash (Wait period for stabilizing of supply of Flash control circuit		The wait period is inserted in the releasing from Reset, STOP mode (EEPCR <mnpwdw> = "1") and IDLE/SLEEP mode (EEPCR<atpwdw> = "0"). Even if the FLASH register is not used for software, the wait period is inserted in Reset process.</atpwdw></mnpwdw>		The wait period is not inserted. Even if the FLASH register is not used for software, the Reset and STOP process differs from the FLASH product.	
BOOT-ROM		No BOOT-ROM is included. Executing a read/fetch to the 3800H to 3FFFH area causes "FFH" to be read. Fetching "FFH" results in a software interrupt occurring.		The current products don't have BOOT-ROM. Therefore, the serial PROM mode can not be emulated in the current products.	
Operating voltage (VDD)		1.8 to 3.6 V (1 MHz to 4.2 MHz: External clock) 1.8 to 3.6 V (1 MHz to 8 MHz: Resonator) 2.7 to 3.6 V (1 MHz to 16 MHz)		1.8 to 5.5 V (1 MHz to 4.2 MHz) 2.7 to 5.5 V (1 MHz to 8 MHz) 4.5 to 5.5 V (1 MHz to 16 MHz) The maximum voltage of the TMP86C925XB is 5.25 V.	

1.1.4 FLASH Memory Configuration

64 consecutive bytes in the FLASH area are treated as one group, which is defined as a page. The TMP86FM25 incorporates a one-page temporary data buffer. Writing data to FLASH is temporarily stored in this 64-byte data buffer. After 64 bytes data have been written to the temporary data buffer, these data are written to specified page of FLASH at a time. However, data can be read from any address byte by byte.

1.1.4.1 Page Configuration

The FLASH area has a page configuration of 64 bytes/page as shown below. The total number of bytes in it is 512 pages \times 64 bytes (= 32768 bytes). The writeable area is 8000H to FFFFH in Serial PROM mode.

Note: The FLASH area (8000H to FFFFH) can be written only in the Serial PROM mode. For details of the Serial PROM mode, refer to 2.1 "Serial PROM Mode".




Figure 1.1.1 Page Configuration

1.2 FLASH Memory Control Circuit

1.2.1 Configuration




Figure 1.2.1 FLASH Memory Control

1.2.2 Control

The FLASH memory is controlled by FLASH control register (EEPCR) and FLASH status register (EEPSR). These registers are assigned to DBR.





Figure 1.2.1 The Data Buffer Register (DBR) for TMP86FM25




- Note 3: To forcibly stop writing of FLASH, set the EEPRS to "1" when a program fetch is taking place in the RAM area.
- Note 4: The ATPWDW functions only if the MNPWDW is "1". If the MNPWDW is "0", the power for the FLASH control circuit is kept turned off regardless of the setting of the ATPWDW.
- Note 5: When a STOP mode is executed, the power for the FLASH control circuit is turned off regardless of the setting of the ATPWDW. If the MNPWDW is "0", entering/exiting the STOP mode allows the power for the FLASH control circuit to be kept turned off.
- Note 6: Executing a read instruction to the EEPCR register results in bit3 being read as undefined. Bit2 is always read as "0".
- Note 7: The following attention is necessary when the MNPWDW is set or cleared.

When the MNPWDW is changed from "1" to "0"	Clear the interrupt master enable flag (IMF) to "0" in advance to disable an interrupt. After that, do not set IMF to "1" during EEPSR <ewupen> = "0". If a watchdog timer is in use, clear the binary counter for the watchdog timer just before MNPWDW is changed from "1" to "0".</ewupen>
When the MNPWDW is changed from "0" to "1"	When write to or read from the Flash area, make sure that the EEPSR <ewupen> is "1" by software. Once the MNPWDW is rewritten from "0" to "1" by software, keep performing software-based polling until the EEPSR<ewupen> becomes "1".</ewupen></ewupen>

Note 8: In MCU mode, the EEPMD and EEPRS should be set to "1100B" and "0".

Figure 1.2.2 FLASH Control Register



- Note 1: If a nonmaskable interrupt occurs during a write to the FLASH, the WINT is set to "1" and the writing is discontinued, and then warm-up period (CPU wait) for the control circuit of Flash memory is executed. (The write data counter is initialized.) If WINT = "1" is detected in the nonmaskable interrupt service routine, a write is not completed successfully. So, it is necessary to try a write again. The content of the page to which a write is taking place may be changed to an unexpected value depending on the timing when the WINT becomes "1".
- Note 2: Even if a nonmaskable interrupt occurs during an FLASH warm-up, the CPU stays at a halt until the warm-up is finished.
- Note 3: The WINT is automatically cleared to "0" when a read instruction is executed to the EEPSR register.
- Note 4: When MNPWDW is changed from "0" to "1", EWUPEN becomes "1" after taking 2¹⁰/fc [s] (if SYSCK = "0") or 2³/fs [s] (if SYSCK = "1"). Before accessing the FLASH, make sure that the EWUPEN is "1" in the RAM area.
- Note 5: If the BFBUSY is "1", executing a read instruction or fetch to the FLASH area causes FFH to be read. Fetching FFH results in a software interrupt occurring.
- Note 6: In the TMP86CM25A, if the EWUPEN is "1", writing to the masked ROM area that corresponds to the FLASH area does not set the BFBUSY of the TMP86CM25A to "1".

Figure 1.2.3 FLASH Status Register

1.2.3 FLASH Write Enable Control (EEPCR<EEPMD>)

In the FLASH product, the control register can be used to disable a write to the FLASH (Write protect) in order to prevent a write to the FLASH from occurring by mistake because of a program error or microcontroller malfunction. To enable a write to the FLASH, set the EEPCR<EEPMD> with 0011B. To disable a write to the FLASH, set the EEPCR<EEPMD> with 1100B. A reset initializes the EEPCR<EEPMD> to 1100B to disable a write to the FLASH. Usually, set the EEPCR<EEPMD> with 1100B, except when it is necessary to write to the FLASH.

- Note 1: The FLASH memory (8000H to FFFFH) can be written only in the serial PROM mode.
- Note 2: The EEPCR<EEPMD> can be rewritten only when a program is being executed in the RAM area. Executing a write instruction to the EEPCR<EEPMD> in the FLASH area does not change its setting.
- Note 3: In the TMP86CM25A, executing a write instruction to the EEPCR<EEPMD> changes its setting; however, the new setting does not take effect.
- Note 4: This function can be used in serial PROM mode. In MCU mode, the EEPCR<EEPMD> should be always set to "1100B".

1.2.4 FLASH Write Forcible Stop (EEPCR<EEPRS>)

To forcibly stop a write to the FLASH, set the EEPCR<EEPRS> to "1". Setting the EEPCR<EEPRS> to "1" initializes the write data counter of data buffer and forcibly stops a write, and then a warm-up period (CPU wait) for the control circuit of Flash memory is executed. After warm-up period, the EEPSR<BFBUSY> is cleared to "0". The warm-up period is 210/fc (SYSCK = "0") or 23/fs (SYSCK = "1"). After this, if writing to FLASH starts again, data is stored as the first byte of the temporary data buffer and sets the EEPSR<BFBUSY> to "1". Therefore, it is necessary to write 64 bytes data to the temporary data buffer.

After 1 to 63 bytes are saved to the temporary data buffer, if the EEPCR<EEPRS> is set to "1" the specified page of flash is not written. (It keeps previous data.)

- Note 1: After 64 bytes are written to the temporary data buffer, the setting the EEPCR<EEPRS> to "1" may cause the writing the page of FLASH to an unexpected value.
- Note 2: The EEPCR<EEPRS> can be rewritten only when a program is being executed in the RAM area. In the FLASH area, executing a write instruction to the EEPCR<EEPRS> does not affect its setting.
- Note 3: During the warm-up period for Flash memory (CPU wait), the peripheral circuits continue operating, but the CPU stays at a halt until the warm-up is finished. Even if an interrupt latch is set to "1" by generating of interrupt request, an interrupt sequence doesn't start till the end of warm up. If interrupts occur during a warm-up period with IMF = "1", the interrupt sequence which depends on interrupt priority will start after warm-up period.
- Note 4: When the EEPCR<EEPRS> is set to "1" with EEPSR<BFBUSY> = "0", a warm-up period is not executed.
- Note 5: If executed a write or read instruction to the Flash area immediately after setting EEPCR<EEPRS>, insert one or more machine cycle instructions after setting EEPCR<EEPRS>.

Example: Reads the Flash memory data immediately after setting EEPCR<EEPRS> to "1".

LD HL,8000H

LD (EEPCR),3FH ; Set EEPCR<EEPRS> to "1".

NOP ; NOP

(Do not execute read instruction immediately after setting

EEPCR<EEPRS>.)

LD A,(HL) ; Reads the data of address 8000H.

(Read instruction to the Flash memory.)

Note 6: This function can be used in serial PROM mode. In this mode, the EEPCR<EEPRS> should be always set to "0".




Figure 1.2.4 Write Data Counter Initialization and Write Forcible Stop

1.2.5 Power Control for the FLASH Control Circuit

For the FLASH product, it is possible to turn off the power for FLASH control circuit (such as a regulator) to suppress power consumption if the FLASH area is not accessed. For the TMP86CM25A, the register setting and the CPU wait functions behave in the same manner as for the FLASH product to maintain compatibility; however, power consumption is not suppressed.

The EEPCR<MNPWDW> and EEPCR<ATPWDW> are used to control the power for the FLASH control circuit. If the power for the FLASH control circuit is turned off according to the setting of these registers, starting to use the circuits again needs to allow warm-up time for the power supply.

Table 1.2.1 Power Supply Warm-up Time (CPU wait) for the FLASH Control Circuit

NORMAL1/2	SLOW1/2	STOP Mode (when EEPCR <mnpwdw> = "1")</mnpwdw>			
IDLE0/1/2 Mode	SLEEP0/1/2 Mode	To Return to a NORMAL Mode	To Return to a SLOW Mode		
2 ¹⁰ /fc [s]	2 ³ /fs [s]	STOP warm-up time + 2 ¹⁰ /fc [s]	STOP warm-up time + 2 ³ /fs [s]		
(64 μs at 16 MHz)	(244 μs at 32.768 kHz)	STOP warm-up time + 2 /ic [s]			

1.2.5.1 Software-based Power Control for the FLASH Control Circuit (EEPCR<MNPWDW>)

The EEPCR<MNPWDW> is a software-based power control bit for the FLASH control circuit. When a program is being executed in the RAM area, setting this bit enables software-based power control. Clearing the EEPCR<MNPWDW> to "0" immediately turns off the power for the FLASH control circuit. Once the EEPCR<MNPWDW> is switched from "0" to "1", before attempting a read or fetch from the FLASH area, it is necessary to insert a warm-up period by software until the power supply is stabilized. In this case, because the CPU wait is not executed, any other instructions except accessing to Flash (write or read) are available. When MNPWDW is changed from "0" to "1", EWUPEN becomes "1" after taking 2¹0/fc [s] (SYSCK = "0") or 2³/fs [s] (SYSCK = "1"). Usually software-based polling should be performed until the EEPSR<EWUPEN> becomes "1". An example of setting is given below.

(1) Example of controlling the EEPCR<MNPWDW>

- 1. Transfer a program for controlling the EEPCR<MNPWDW> to the RAM area.
- 2. Release an address trap in the RAM area (set up the WDTCR1 and WDTCR2 registers).
- 3. Jump to the control program transferred to the RAM area.
- 4. Clear the interrupt master enable flag (IMF \leftarrow "0").
- 5. Clear the binary counter if the watchdog timer is in use.
- 6. To turn off the power for the FLASH control circuit, clear the EEPCR<MNPWDW> to "0".
- 7. Perform CPU processing as required.
- 8. To access the FLASH area again, set the EEPCR<MNPWDW> to "1".
- Keep program polling until the EEPSR<EWUPEN> becomes "1".
 (Upon completion of an FLASH warm-up, the EEPSR<EWUPEN> is set to "1". It takes 2¹⁰/fc (SYSCK = "0") or 2³/fs (SYSCK = "1") until EWUPEN becomes "1".)

This procedure enables the FLASH area to be accessed.

If the EEPCR<MNPWDW> is "1", entering a STOP mode forcibly turns off the power for the FLASH control circuit. When the STOP mode is released, a STOP mode oscillation warm-up is carried out, and then the CPU wait period (warm-up for stabilizing of FLASH power supply circuit) is automatically performed. If the EEPCR<MNPWDW> is "0", entering/exiting the STOP mode keeps the power for the FLASH control circuit turned off.

- Note 1: If the EEPSR<EWUPEN> is "0", do not access (Fetch, read, or write) the FLASH area. Executing a read instruction or fetch to the FLASH area causes FFH to be read. Fetching FFH results in a software interrupt occurring. For the TMP86CM25A, however, masked ROM data is always read regardless of the state of the EEPSR<EWUPEN>.
- Note 2: To clear the EEPCR<MNPWDW> to "0", clear the interrupt master enable flag (IMF) to "0" in advance to disable an interrupt. After that, do not set IMF to "1" during EEPSR<EWUPEN> = "0".
- Note 3: If the EEPCR<MNPWDW> is "0", generating a nonmaskable interrupt automatically rewrites the MNPWDW to "1" to warm-up the FLASH control circuit (CPU wait). That time, the peripheral circuits continue operating, but the CPU stays at a halt until the warm-up is finished.
- Note 4: The EEPCR<MNPWDW> can be rewritten only when a program is being executed in the RAM area. In the FLASH area, executing a write instruction to the EEPCR<MNPWDW> does not affect its setting.
- Note 5: If a watchdog timer is used as an interrupt request, clear the binary counter for the watchdog timer just before MNPWDW is changed from "1" to "0".
- Note 6: During the warm-up period with a software polling of EEPSR<EWUPEN>, if a nonmaskable interrupt occurs during an FLASH warm-up, the CPU stays at a halt until the warm-up is finished.




Figure 1.2.5 Software-based Power Control for the FLASH Control Circuit (EEPCR<MNPWDW>)

Example: Performing software-based power control for the FLASH control circuit sRAMAREA:

DI ; Disable an interrupt (IMF \leftarrow "0").

LD (WDTCR2),4Eh ; Clear the binary counter if the watchdog timer

; is in use.

CLR (EEPCR).0 ; Clear the EEPCR<MNPWDW> to "0".

sLOOP1: SET (EEPCR).0
TEST (EEPSR).1

JRS

(EEPCR).0 ; Set the EEPCR<MNPWDW> to "1".

(EEPSR).1 ; Monitor the EEPSR<EWUPEN> register.

T,sLOOP1 ; Jump to sLOOP1 if EEPSR<EWUPEN> = "0".

JP MAIN ; Jump to the FLASH area.

1.2.5.2 Automatic Power Control for the FLASH Control Circuit (EEPCR<ATPWDW>)

The EEPCR<ATPWDW> is an automatic power control bit for the FLASH control circuit. It is possible to suppress power consumption by automatically shutting down the power for the FLASH control circuit when an operation mode is changed to IDLE0/1/2 and SLEEP0/1/2 modes. This bit can be specified regardless of the area in which a program is being executed.

After the EEPCR<ATPWDW> is cleared to "0", entering an operation mode (IDLE0/1/2 or SLEEP0/1/2) where the CPU is at a halt automatically turns off the power for the FLASH control circuit. Once the operation mode is released, the warm-up time (CPU wait) is automatically counted to resume normal processing. The CPU wait period is either 2^{10} /fc (SYSCK = "0") or 2^{3} /fs (SYSCK = "1"). If the EEPCR<ATPWDW> is "1", releasing the operation mode does not cause the CPU wait. If EEPCR<MNPWDW> = "1", executing a STOP mode forcibly turns off the power for the FLASH control circuit regardless of the setting of the EEPCR<ATPWDW>.

for the FLASH control circuit regardless of the setting of the EEPCR<ATPWDW>. When the STOP mode is released, a STOP mode oscillation warm-up is carried out, and then an FLASH control circuit warm-up (CPU wait) is automatically performed. If the EEPCR<MNPWDW> is "0", entering/exiting a STOP mode allows the power for the FLASH control circuit to be kept turned off.

- Note 1: The EEPCR<ATPWDW> functions only if the EEPCR<MNPWDW> is "1". If the EEPCR<MNPWDW> is "0", the power for the FLASH control circuit is kept turned off when an operation mode is executed or released.
- Note 2: During an FLASH warm-up (CPU wait), the peripheral circuits continue operating, but the CPU stays at a halt. Even if an interrupt latch is set under this condition, no interrupt process occurs until the CPU wait is completed. If the IMF is "1" when the interrupt latch is set, interrupt process takes place according to the interrupt priority after the CPU has started operating.




Figure 1.2.6 Automatic Power Control for the FLASH Control Circuit (EEPCR<ATPWDW>)

1.2.6 Accessing to the FLASH Memory

During the writing to the FLASH area, neither a read nor fetch can be performed for the 8000H to FFFFH area. Therefore, to write the FLASH area, the program should be executed in the BOOTROM or RAM area. Basically, to write the FLASH area, the program can be executed in BOOTROM area by using the FLASH writing mode of the Serial PROM mode, but it can be also executed any user program in RAM area by using the RAM loader mode of the Serial PROM mode.

Explanation here is made of only the method of FLASH programming in RAM area. For detail about each operation mode of the Serial PROM mode, refer to 2.1 "Serial PROM Mode".

Although the writing to FLASH is executed on page-by-page, the reading from FLASH is executed on byte-by-byte.

If a nonmaskable interrupt occurs during a write to the FLASH (EEPSR<BFBUSY> = "1"), the WINT is set to "1" and the writing is discontinued, and then the warm-up period for control circuit of Flash memory is executed (The write data counter is also initialized). If WINT = "1" is detected in the nonmaskable interrupt service routine, a write is not completed successfully. So, it is necessary to try a write again. The warm-up period is 2^{10} /fc (SYSCK = "0") or 2^3 /fs (SYSCK = "1"). After 1 to 63 bytes are saved to the temporary data buffer, if an interrupt generates, the specified page of FLASH is not written. (It keeps previous data.)

- Note 1: Writing to the FLASH area is enabled only in serial PROM mode. For details of serial PROM mode, refer to 2.1 "Serial PROM Mode".
- Note 2: After 64 bytes are written to the temporary data buffer, the generating of an interrupt may cause the writing the page of FLASH to an unexpected value.
- Note 3: During the warm-up period for Flash memory (CPU wait), the peripheral circuits continue operating, but the CPU stays at a halt until the warm-up is finished. Even if an interrupt latch is set to "1" by generating of interrupt request, an interrupt sequence doesn't start till the end of warm-up. If interrupts occur during a warm-up period with IMF = "1", the interrupt sequence which depends on interrupt priority will start after warm-up period.
- Note 4: When write the data to Flash memory from RAM area, disable all the non-maskable interrupt by clearing interrupt master enable flag (IMF) to "0" beforehand.

1.2.6.1 FLASH Writing Program in the RAM Area

To develop the program in RAM, the write control program should be loaded from external device by using RAM loader mode in Serial PROM mode. Given below is an example of writing the control program in the RAM area.

- (1) Example of writing program in the RAM area
 - 1. Monitor the EEPSR<EWUPEN>. If it is "0", set the EEPCR<MNPWDW> to "1", and then start and keep polling until the EEPSR<EWUPEN> becomes "1".
 - 2. Clear the interrupt master enable flag (IMF \leftarrow "0").
 - 3. Set the EEPCR with "3BH" (to enable a write to the FLASH).
 - 4. Execute a write instruction for 64 bytes to the FLASH area.
 - 5. Start and keep polling by software until the EEPSR<BFBUSY> becomes "0". (Upon completion of an erase and write to the FLASH cells, the EEPSR<BFBUSY> is set to "1". For the FLASH product, the required write time is typically 4 ms. For the emulation chip, it is the value specified in the EEPEVA register.)
 - 6. Set the EEPCR with "CBH" (to disable a write to the FLASH).

Note: See (2), "Method of specifying an address for a write to the FLASH", for a description about the FLASH address to be specified at step 4 above.

(2) Method of specifying an address for a write to the FLASH

Currente. Data histor 0011 to 0011 and constitue to make 4

The FLASH page to be written is specified by the 10 high-order bits of the address of the first byte data. The first byte data is stored at the first address of the temporary data buffer. If the data to be written is, for example, 8040H, page 1 is selected, and the data is stored at the first address of the temporary data buffer. Even if the 6 low-order bits of the specified address is not 000000B, the first byte data is always stored at the first address of the data buffer.

Any address can be specified as the second and subsequent address within FLASH area (8000H to FFFFH). The write data bytes are stored in the temporary data buffer in the sequence they are written, regardless of what address is specified. Usually, the address that is the same as the first byte is specified for the second and subsequent address. A 16-bit transfer instruction (LDW) can also be used for writing to the temporary data buffer.

	•	to 3FH are written to		
(F	Figure 1.2.9 sh	lows the example of d	ata buffer and	pages.)
	DI		;	Disable an interrupt (IMF \leftarrow "0").
	LD	C,00H		
	LD	HL,EEPCR	;	Specify the EEPCR register address.
	LD	IX,8040H	;	Specify a write address.
	LD	(HL),3BH	;	Specify the EEPCR.
sLOOP1:				
	LD	(IX),C	;	Store data to the temporary data buffer. (A write page is selected when the first byte is written.)
	INC	С	;	C = C + 1.
	CMP	C,40H	;	Jump to sLOOP1 if C is not 40H.
	JR	NZ,sLOOP1		
sLOOP2:				
	TEST	(EEPSR).0		
	JRS	F,sLOOP2	;	Jump to sLOOP2 if EEPSR <bfbusy> = "1".</bfbusy>
	LD	(HL),0CBH	;	Specify the EEPCR.

Note: If the BFBUSY is "1", executing a read instruction or fetch to the FLASH area causes "FFH" to be read. Fetching "FFH" results in a software interrupt occurring.




Figure 1.2.7 Data Buffer and Write Page (Example)




Figure 1.2.8 Write to the FLASH Area

2.1 Serial PROM Mode

2.1.1 Outline

The TMP86FM25 has a 2-Kbyte BOOT-ROM for programming to FLASH memory. This BOOT-ROM is a mask ROM that contains a program to write the FLASH memory on-board. The BOOT-ROM is available in a serial PROM mode and it is controlled by P11 pin, BOOT (P15) pin, TEST pin and RESET pin, and is communicated via TXD (P16) and RXD (P15) pins. There are four operation modes in a serial PROM mode: FLASH writing mode, RAM loader mode, FLASH memory SUM output mode and Product discrimination code output mode. Operating area of serial PROM mode differs from that of MCU mode. The operating area of serial PROM mode shows in Table 2.1.1.

 Parameter
 Min
 Max
 Unit

 Operating voltage
 2.7
 3.6
 V

 High frequency (Note)
 2
 16
 MHz

 Temperature
 25 ± 5
 °C

Table 2.1.1 Operating Area of Serial PROM Mode

Note: Even though included in above operating area, part of frequency can not be supported in serial PROM mode. For details, refer to Table 2.1.6.

2.1.2 Memory Mapping

The BOOT-ROM is mapped in address 3800H to 3FFFH. The Figure 2.1.1 shows a memory mapping.




Figure 2.1.1 Memory Address Maps

2.1.3 Serial PROM Mode Setting

2.1.3.1 Serial PROM Mode Control Pins

To execute on-board programming, start the TMP86FM25 in serial PROM mode. Setting of a serial PROM mode is shown in Table 2.1.2.

Table 2.1.2 Serial PROM Mode Setting

Pin	Setting
BOOT/RXD pin (P15)	High
P11 pin	Low
RESET , TESTpin	

2.1.3.2 Pin Function

In the serial PROM mode, TXD (P16) and RXD (P15) pins are used as a serial interface pin.

Table 2.1.3 Pin Function in the Serial PROM Mode

Pin Name	Input/	Function		Pin Name			
(Serial PROM mode)	Output			(MCU mode)			
TXD	Output	Serial data output		P16			
RXD/BOOT	Input	Serial PROM mode control/Serial data input	(Note 1)	P15			
RESET	Input	Serial PROM mode control	(Note 1)	RESET			
TEST	Input	Serial PROM mode control		TEST			
P11	Input	Serial PROM mode control (Fix to "L" level)		P11			
VDD		2.7 V to 3.6 V					
VSS	Power supply	0 V					
VAREF		Open or equal with VDD					
P10, P12 to P14, P17							
P20 to P22							
P30 to P36	I/O	Placed in High-Z state during serial PROM mode.					
P50 to P57							
P60 to P67							
P70 to P77							
SEG39 to SEG0	Output						
COM4 to COM0	Output	Open					
C0, C1, V4 to V1	LCD voltage booster pin						
XIN	Input	Resonator connecting pins for high-frequency clock.					
XOUT	Output	For inputting external clock, XIN is used and XOUT is opened. (Note 2)					

Note 1: When the device is used as on-board writing and other parts are already mounted in place, be careful no to affect these communication control pins.

Note 2: Operating area of high frequency in serial PROM mode is from 2 MHz to 16 MHz.

To set a serial PROM mode, connect device pins as shown in Figure 2.1.2.




Figure 2.1.2 Serial PROM Mode Port Setting

2.1.3.3 Activating Serial PROM Mode

The following is a procedure of setting of serial PROM mode. Figure 2.1.3 shows a serial PROM mode timing.

- (1) Turn on the power to the VDD pin.
- (2) Set the P11 pin, TEST pin and RESET pin to low level.
- (3) Set the BOOT/RXD pin (P15) to high level.
- (4) Wait until the power supply and clock sufficiently stabilize.
- (5) Set the TEST pin from low level to high level.
- (6) Release the RESET. (Set to high level)
- (7) Input a matching data (5AH) to RXD pin after waiting for setup sequence.




Figure 2.1.3 Serial PROM Mode Timing

Table 2.1.4 Serial PROM Mode Timing characteristics

Darama	Symbol	The Number of	Required Minimum Time		
Parameter		Clock (fc)	at fc = 2 MHz	at fc = 16 MHz	
Setup time for TEST pin	Rstf > 512 / fc [s]	Tssup	-	1 ms	
Rstf < 512 / fc [s]			-	0 *\	Note1
Initialization time for TEST pin		Tsint	-	1r	ns
Time from reset release until acceptance of start bit of RXD pin		RXsup	110000	55 ms	6.9 ms

Note 1: If Rstf is shorter than 512 / fc[s] due to using CMOS-type reset IC or Logic IC, the TEST pin can input the same pulse as the RESET pin input. (TEST pin can be directly connected to the RESET pin.) However, drive the pins carefully not to affect the pin's input level, as the TEST pin and the RESET pin have pull-down resistor and pull-up resistor built-in.

Note 2: fc; High-frequency clock

2004-03-01

2.1.3.4 Examples of On-board writing

Figure 2.1.4 shows examples of On-board writing.




Figure 2.1.4 Examples of Onboard writing

- Note 1: If capacity for LCD panel and other devices on the application board affect UART communication in Serial PROM mode, disconnect these pins by using a jumper or a switch.
- Note 2: Set the P11 pin to GND. There are two ways. Set P11 pin to GND on the external board, or set it to GND by setting a jumper on the application board.
- Note 3: If input signal has analog delay due to the use of such circuit as RC power on reset circuit, connect both TEST pin and RESET pin to logic ICs (Schmitt input IC such as TC74HC14). In this case, control the pin capacity to require the condition Rstf<512/fc[s].
- Note4: In MCU mode, the TEST pin can be disconnected as it has a pull-down resistor built-in. However, we recommend connecting it to GND level to avoid noise influence.
- Note5: If the RESET control circuit on the application board affects the Serial PROM mode to start, disconnect it by using a jumper, etc.

2.1.4 Interface Specifications for UART

The following shows the UART communication format used in serial PROM mode.

Before on-board programming can be executed, the communication format on the external controller side must also be set up in the same way as for this product.

Note that although the default baud rate is 9600 bps, it can be changed to other values as shown in Table 2.1.5. The Table 2.1.6 shows an operating frequency and baud rate in serial PROM mode. Except frequency which is not described in Table 2.1.6 can not use in serial PROM mode.

Baud rate (Default): 9600 bps

Data length: 8 bits Parity addition: None Stop bit length: 1 bit

Table 2.1.5 Baud Rate Modification Data

Baud rate modification data	04H	05H	06H	07H	0AH	18H	28H
Baud rate (bps)	76800	62500	57600	38400	31250	19200	9600

		Baud Rate ps)	768	300	625	500	576	600	384	100	312	250	192	200	96	600	
(Note 3)		Baud Rate Modification Data		04H		05H		06H		07H		0AH		18H		28H	
	Reference Frequency (MHz)	Area (MHz)	Baud Rate (bps)	(%)	(bps)	(%)											
1	2	1.91~2.10	-	ı	-	ı	-	ı	-	ı	-	ı	-	ı	9615	+0.16	
2	4	3.82~4.19	-	-	-	-	-	-	-	-	31250	0.00	19231	+0.16	9615	+0.16	
	4.19	3.82~4.19	-	-	-	-	-	-	-	-	32734	+4.75	20144	+4.92	10072	+4.92	
3	4.9152	4.70~5.16				-	-	-	38400	0.00	-	-	19200	0.00	9600	0.00	
3	5	4.70~5.16				-	-	-	39063	+1.73	-	-	19531	+1.73	9766	+1.73	
4	6	5.87~6.45		-		-		-	-	-		-	-	-	9375	-2.34	
4	6.144	5.87~6.45				-	-	-	-		-	-	-	-	9600	0.00	
5	7.3728	7.05~7.74				-	57600	0.00	-		-	-	19200	0.00	9600	0.00	
6	8	7.64~8.39			62500	0.00	-	-	38462	+0.16	31250	0.00	19231	+0.16	9615	+0.16	
7	9.8304	9.40~10.32	76800	0.00	-	-	-	-	38400	0.00	-	-	19200	0.00	9600	0.00	
,	10	9.40~10.32	78125	+1.73	-	-	-	-	39063	+1.73	-	-	19531	+1.73	9766	+1.73	
	12	11.75~12.90	-	-	-	ı	57692	+0.16	-	ı	31250	0.00	18750	-2.34	9375	-2.34	
8	12.288	11.75~12.90	-	ı	-	ı	59077	+2.56	-	ı	32000	+2.40	19200	0.00	9600	0.00	
	12.5	11.75~12.90	-	1	60096	-3.85	60096	+4.33	-	ı	30048	-3.85	19531	+1.73	9766	+1.73	
9	14.7456	14.10~15.48	-	-	_	-	57600	0.00	38400	0.00	-	-	19200	0.00	9600	0.00	
10	16	15.27~16.77	76923	+0.16	62500	0.00	-	-	38462	+0.16	31250	0.00	19231	+0.16	9615	+0.16	

Table 2.1.6 Operating Frequency and Baud Rate in Serial PROM Mode

- Note 1: "Reference Frequency" and "Area" show the high-frequency area supported in serial PROM mode. Except the above frequency can not be supported in serial PROM mode even though the high frequency is included in area from 2 MHz to 16 MHz.
- Note 2: The total error of frequency must be kept within +/-3% so that the auto-detection of frequency is executed correctly.
- Note 3: An external controller should transmit a matching data repeatedly till the TMP86FM25 transmit an echo back data. Above number indicates a transmission number of times of matching data till transmission of echo back data.

2.1.5 Command

There are five commands in serial PROM mode. After reset release, the TMP86FM25 waits a matching data (5AH).

Command Data **Operation Mode** Remarks 5AH Setup Matching data. Always start with this command after reset release. 30H FLASH memory writing Writing to area from 8000H to FFFFH is enable. 60H RAM loader Writing to area from 0050H to 082FH is enable. The checksum of entire FLASH area (from 8000H to FFFFH) is 90H FLASH memory SUM output output in order of the upper byte and the lower byte. Product discrimination code Product discrimination code, that is expressed by 13 bytes data, is C₀H output output.

Table 2.1.7 Command in Serial PROM Mode

2.1.6 Operation Mode

There are four operating modes in serial PROM mode: FLASH memory writing mode, RAM loader mode, FLASH memory SUM output mode and Product discrimination code output mode. For details about these modes, refer to (1) FLASH memory writing mode through (4) Product discrimination code output mode.

(1) FLASH memory writing mode

The data are written to the specified FLASH memory addresses. The controller should send the write data in the Intel Hex format (Binary). For details of writing data format, refer to 2.1.7 "FLASH Memory Writing Data Format".

If no errors are encountered till the end record, the SUM of 32 Kbytes of FLASH memory is calculated and the result is returned to the controller.

To execute the FLASH memory writing mode, the TMP86FM25 checks the passwords except a blank product. If the passwords did not match, the program is not executed.

(2) RAM loader mode

The RAM loader transfers the data into the internal RAM that has been sent from the controller in Intel Hex format. When the transfer has terminated normally, the RAM loader calculates the SUM and sends the result to the controller before it starts executing the user program. After sending of SUM, the program jumps to the start address of RAM in which the first transferred data has been written. This RAM loader function provides the user's own way to control on-board programming.

To execute the RAM loader mode, the TMP86FM25 checks the passwords except a blank product. If the passwords did not match, the program is not executed.

(3) FLASH memory SUM output mode

The SUM of 32 Kbytes of FLASH memory is calculated and the result is returned to the controller.

The BOOT ROM does not support the reading function of the FLASH memory. Instead, it has this SUM command to use. By reading the SUM, it is possible to manage Revisions of application programs.

(4) Product discrimination code output mode

The product discrimination code is output as a 13-byte data, that includes the start address and the end address of ROM (In case of TMP86FM25, the start address is 8000H and the end address is FFFFH). Therefore, the controller can recognize the device information by using this function.

2.1.6.1 FLASH Writing Mode (Operation command: 30H)

Table 2.1.8 shows FLASH memory writing mode process.

Table 2.1.8 FLASH Writing Mode Process

	Number of Bytes Transferred	Transfer Data from External Controller to TMP86FM25	Baud Rate	Transfer Data from TMP86FM25 to External Controller			
BOOT	1st byte	Matching data (5AH)	9600 bps	- (Baud rate auto set)			
ROM	2nd byte	_	9600 bps	OK: Echo back data (5AH)			
				Error: Nothing transmitted			
	3rd byte	Baud rate modification data (See Table 2.1.5)	9600 bps	_			
	4th byte	(Occ Table 2.1.5)	9600 bps	OK: Echo back data			
	4th byto		3000 bp3	Error: A1H \times 3, A3H \times 3, 62H \times 3			
				(Note 1)			
	5th byte	Operation command data (30H)	Changed new baud rate	-			
	6th byte		Changed new baud rate	OK: Echo back data (30H)			
				Error: A1H \times 3, A3H \times 3, 63H \times 3 (Note 1)			
	7th byte	Address 15H to 08H in which to	Changed new baud rate	-			
	8th byte	store Password count (Note 4)	Changed new baud rate	OK: Nothing transmitted			
				Error: Nothing transmitted			
	9th byte	Address 07H to 00H in which to	Changed new baud rate	-			
	10th byte	store Password count (Note 4)	Changed new baud rate	OK: Nothing transmitted			
				Error: Nothing transmitted			
	11th byte	Address 15H to 08H in which to	Changed new baud rate	_			
	12th byte	start Password comparison (Note 4)	Changed new baud rate	OK: Nothing transmitted			
		` ,		Error: Nothing transmitted			
	13th byte	Address 07H to 00H in which to	Changed new baud rate				
	14th byte	start Password comparison (Note 4)	Changed new baud rate	OK: Nothing transmitted			
		,		Error: Nothing transmitted			
	15th byte	Password string (Note 5)	Changed new baud rate	_			
	: m'th byte		Changed new baud rate	OK: Nothing transmitted			
	III III byte	_	Changed new badd rate	Error: Nothing transmitted			
-	m'th + 1 byte	Intel Hex format (Binary)	Changed new baud rate	_			
	:	(Note 2)	2				
	n'th – 2 byte						
	n'th – 1 byte	_	Changed new baud rate	OK: SUM (High) (Note 3)			
	•			Error: Nothing transmitted			
	n'th byte	-	Changed new baud rate	OK: SUM (Low) (Note 3)			
				Error: Nothing transmitted			
	n'th + 1 byte	(Wait for the next operation)	Changed new baud rate	-			
		(Command data)					

Note 1: " $xxH \times 3$ " denotes that operation stops after sending 3 bytes of xxH. For details, refer to 2.1.8 "Error Code".

Note 2: Refer to 2.1.10 "Intel Hex Format (Binary)".

Note 3: Refer to 2.1.9 "Checksum (SUM)".

Note 4: Refer to 2.1.11 "Passwords".

Note 5: If all data of addresses from FFE0H to FFFFH are "00H" or "FFH", the passwords comparison is not executed because the device is considered as blank product. However, it is necessary to specify the password count storage addresses and the password comparison start address even though it is a blank product. If a password error occurs, the UART function of TMP86FM25 stops without returning error code to the controller. Therefore, when a password error occurs, the TMP86FM25 should be reset by RESET pin input.

Description of FLASH memory writing mode

- 1. The receive data in the 1st byte is the matching data. When the boot program starts in serial PROM mode, TMP86FM25 (Mentioned as "device" hereafter) waits for the matching data (5AH) to receive. Upon receiving the matching data, it automatically adjusts the UART's initial baud rate to 9,600bps.
- 2. When the device has received the matching data, the device transmits the data "5AH" as an echo back to the controller. If the device can not receive the matching data, the device does not transmit the echo back data and waits for the matching data again with changing baud rate. Therefore, the controller should send the matching data continuously until the device transmits the echo back data. An external controller should transmit a matching data repeatedly till the device transmit an echo back data. The transmission number of times of matching data varies by the frequency of device. For details, refer to Table 2.1.6.
- 3. The receive data in the 3rd byte is the baud rate modification data. The seven kinds of baud rate modification data shown in Table 2.1.5 are available. Even if baud rate changing is no need, be sure to send the initial baud rate data (28H: 9,600 bps).
- 4. When the 3rd byte data is one of the baud rate modification data corresponding to the device's operating frequency, the device sends the echo back data which is the same as received baud rate modification data. Then the baud rate is changed. If the 3rd byte data does not correspond to the baud rate modification data, the device stops UART function after sending 3 bytes of baud rate modification error code: (62H). The changing of baud rate is executed after transmitting the echo back data.
- 5. The receive data in the 5th byte is the command data (30H) to write the FLASH memory.
- 6. When the 5th byte is one of the operation command data shown in Table 2.1.7, the device sends the echo back data which is the same as received operation command data (in this case, 30H). If the 5th byte data does not correspond to the operation command data, the device stops UART function after sending 3 bytes of operation command error code: (63H).
- 7. The 7th byte is used as an upper bit (Bit15 to bit8) of the password count storage address. When the receiving is executed correctly (No error), the device does not send any data. If the receiving error or password error occur, the device does not send any data and stops UART function.
- 8. The 9th byte is used as a lower bit (Bit7 to bit0) of the password count storage address. When the receiving is executed correctly (No error), the device does not send any data. If the receiving error or password error occur, the device does not send any data and stops UART function.
- 9. The 11th byte is used as an upper bit (Bit15 to bit8) of the password comparison start address. When the receiving is executed correctly (No error), the device does not send any data. If the receiving error or password error occur, the device does not send any data and stops UART function.
- 10. The 13th byte is used as a lower bit (Bit7 to bit0) of the password comparison start address. When the receiving is executed correctly (No error), the device does not send any data. If the receiving error or password error occur, the device does not send any data and stops UART function.

- 11. The 15th through the m'th bytes are the password data. The number of passwords is the data (N) indicated by the password count storage address. The password data are compared for N entries beginning with the password comparison start address. The controller should send N bytes of password data to the device. If the passwords do not match, the device stops UART function without returning error code to the controller. If the data of addresses from FFE0H to FFFFH are all "FFH" or "00H", the comparison of passwords is not executed because the device is considered as a blank product.
- 12. The receive data in the m'th + 1 through n'th 2 byte are received as binary data in Intel Hex format. No received data are echoed back to the controller. The data which is not the start mark (3AH for ":") in Intel Hex format is ignored and does not send an error code to the controller until the device receives the start mark. After receiving the start mark, the device receives the data record, that consists of length of data, address, record type, writing data and checksum. After receiving the checksum of data record, the device waits the start mark data (3AH) again. The data of data record is temporarily stored to RAM and then, is written to specified FLASH memory by page (64 bytes) writing. For details of an organization of FLASH, refer to 2.1.7 "FLASH Memory Writing Data Format". Since after receiving an end record, the device starts to calculate the SUM, the controller should wait the SUM after sending the end record. If receive error or Intel Hex format error occurs, the device stops UART function without returning error code to the controller.
- 13. The n'th 1 and the n'th bytes are the SUM value that is sent to the controller in order of the upper byte and the lower byte. For details on how to calculate the SUM, refer to 2.1.9 "Checksum (SUM)". The SUM calculation is performed after detecting the end record, but the calculation is not executed when receive error or Intel Hex format error has occurred. The time required to calculate the SUM of the 32 Kbytes of FLASH memory area is approximately 100 ms at fc = 16 MHz. After the SUM calculation, the device sends the SUM data to the controller. After sending the end record, the controller can judge that the transmission has been terminated correctly by receiving the checksum.
- 14. After sending the SUM, the device waits for the next operation command data.

2.1.6.2 RAM Loader Mode (Operation command: 60H)

Table 2.1.9 shows RAM loader mode process.

Table 2.1.9 RAM Loader Mode Process

	Number of Bytes Transferred	Transfer Data from External CONTROLLER to TMP86FM25	Baud Rate	Transfer Data from TMP86FM25 to External Controller				
BOOT ROM	1st byte 2nd byte	Matching data (5AH) -	9600 bps 9600 bps	- (Baud rate auto set) OK: Echo back data (5AH) Error: Nothing transmitted				
	3rd byte	Baud rate modification data (See Table 2.1.5)	9600 bps	-				
	4th byte	_	9600 bps	OK: Echo back data Error: A1H × 3, A3H × 3, 62H × 3 (Note 1)				
	5th byte 6th byte	Operation command data (60H)	Changed new baud rate Changed new baud rate	OK: Echo back data (60H) Error: A1H × 3, A3H × 3, 63H × 3				
	7th byte 8th byte	Address 15H to 08H in which to store Password count (Note 4)	Changed new baud rate Changed new baud rate	(Note 1) OK: Nothing transmitted				
	, 			Error: Nothing transmitted				
	9th byte 10th byte	Address 07H to 00H in which to store Password count (Note 4)	Changed new baud rate Changed new baud rate	OK: Nothing transmitted Error: Nothing transmitted				
	11th byte 12th byte	Address 15H to 08H in which to start Password comparison (Note 4)	Changed new baud rate Changed new baud rate	OK: Nothing transmitted Error: Nothing transmitted				
	13th byte 14th byte	Address 07H to 00H in which to start Password comparison (Note 4)	Changed new baud rate Changed new baud rate	OK: Nothing transmitted Error: Nothing transmitted				
	15th byte	Password string (Note 5)	Changed new baud rate	-				
	m'th byte	-	Changed new baud rate	OK: Nothing transmitted Error: Nothing transmitted				
	m'th + 1 byte : n'th - 2 byte	Intel Hex format (Binary) (Note 2)	Changed new baud rate	_				
	n'th – 1 byte	-	Changed new baud rate	OK: SUM (High) (Note 3) Error: Nothing transmitted				
	n'th byte	-	Changed new baud rate	OK: SUM (Low) (Note 3) Error: Nothing transmitted				
RAM	_	The program jumps to the start address of RAM in which the first transferred data has been written.						

- Note 1: " $xxH \times 3$ " denotes that operation stops after sending 3 bytes of xxH. For details, refer to 2.1.8 "Error Code".
- Note 2: Refer to 2.1.10 "Intel Hex Format (Binary)".
- Note 3: Refer to 2.1.9 "Checksum (SUM)".
- Note 4: Refer to 2.1.11 "Passwords".
- Note 5: If all data of addresses from FFE0H to FFFFH are "00H" or "FFH", the passwords comparison is not executed because the device is considered as blank product. However, it is necessary to specify the password count storage addresses and the password comparison start address even though it is a blank product. If a password error occurs, the UART function of TMP86FM25 stops without returning error code to the controller. Therefore, when a password error occurs, the TMP86FM25 should be reset by RESET pin input.

- Note 6: Do not send only end record after transferring of password string. If the TMP86FM25 receives the end record only after reception of password string, it does not operate correctly.
- Note 7: When the FLASH power supply is turned off in user's program by setting EEPCR<MNPWDW>, be sure to disable the watchdog timer (WDT) or to clear the binary counter of WDT immediately before.

Description of RAM loader mode

- 1. The process of the 1st byte through the 4th byte are the same as FLASH memory writing mode.
- 2. The receive data in the 5th byte is the RAM loader command data (60H) to write the user's program to RAM.
- 3. When the 5th byte is one of the operation command data shown in Table 2.1.7, the device sends the echo back data which is the same as received operation command data (in this case, 60H). If the 5th byte data does not correspond to the operation command data, the device stops UART function after sending 3 bytes of operation command error code: (63H).
- 4. The process of the 7th byte through the m'th byte are the same as FLASH memory writing mode.
- 5. The receive data in the m'th + 1 through n'th 2 bytes are received as binary data in Intel Hex format. No received data are echoed back to the controller. The data which is not the start mark (3AH for ":") in Intel Hex format is ignored and does not send an error code to the controller until the device receives the start mark. After receiving the start mark, the device receives the data record, that consists of length of data, address, record type, writing data and checksum. After receiving the checksum of data record, the device waits the start mark data (3AH) again. The data of data record is written to specified RAM by the receiving data. Since after receiving an end record, the device starts to calculate the SUM, the controller should wait the SUM after sending the end record. If receive error or Intel Hex format error occurs, the UART function of TMP86FM25 stops without returning error code to the controller.
- 6. The n'th 1 and the n'th bytes are the SUM value that is sent to the controller in order of the upper byte and the lower byte. For details on how to calculate the SUM, refer to 2.1.9 "Checksum (SUM)". The SUM calculation is performed after detecting the end record, but the calculation is not executed when receive error or Intel Hex format error has occurred.
 - The SUM is calculated by the data written to RAM, but the length of data, address, record type and checksum in Intel Hex format are not included in SUM.
- 7. The boot program jumps to the first address that is received as data in Intel Hex format after sending the SUM to the controller.

2.1.6.3 FLASH Memory SUM Output Mode (Operation command: 90H)

Table 2.1.10 shows FLASH memory SUM output mode process.

Table 2.1.10 FLASH Memory SUM Output Process

	Number of Bytes Transferred	Transfer Data from External Controller to TMP86FM25	Baud Rate	Transfer Data from TMP86FM25 to External Controller
BOOT	1st byte	Matching data (5AH)	9600 bps	(Baud rate auto set)
ROM	2nd byte	_	9600 bps	OK: Echo back data (5AH)
				Error: Nothing transmitted
	3rd byte	Baud rate modification data (See Table 2.1.5)	9600 bps	_
	4th byte	_	9600 bps	OK: Echo back data
				Error: A1H \times 3, A3H \times 3, 62H \times 3 (Note 1)
	5th byte	Operation command data	Changed new baud rate	-
	6th byte	(90H)	Changed new baud rate	OK: Echo back data (90H)
		_		Error: A1H \times 3, A3H \times 3, 63H \times 3 (Note 1)
	7th byte	_	Changed new baud rate	OK: SUM (High) (Note 2)
				Error: Nothing transmitted
	8th byte	_	Changed new baud rate	OK: SUM (Low) (Note 2)
				Error: Nothing transmitted
	9th byte	(Wait for the next operation) (Command data)	Changed new baud rate	-

Note 1: " $xxH \times 3$ " denotes that operation stops after sending 3 bytes of xxH. For details, refer to 2.1.8 "Error Code".

Note 2: Refer to 2.1.9 "Checksum (SUM)"

Description of FLASH memory SUM output mode

- 1. The process of the 1st byte through the 4th byte are the same as FLASH memory writing mode.
- 2. The receive data in the 5th byte is the FLASH memory SUM command data (90H) to calculate the entire FLASH memory.
- 3. When the 5th byte is one of the operation command data shown in Table 2.1.7, the device sends the echo back data which is the same as received operation command data (in this case, 90H). If the 5th byte data does not correspond to the operation command data, the device stops UART function after sending 3 bytes of operation command error code: (63H).
- 4. The 7th and the 8th bytes are the SUM value that is sent to the controller in order of the upper byte and the lower byte. For details on how to calculate the SUM, refer to 2.1.9 "Checksum (SUM)".
- 5. After sending the SUM, the device waits for the next operation command data.

2.1.6.4 Product Discrimination Code Output Mode (Operation command: C0H)

Table 2.1.11 shows product discrimination code output mode process.

Table 2.1.11 Product Discrimination Code Output Process

	Number of Bytes Transferred	Transfer Data from External Controller to TMP86FM25	Baud Rate	Transfer Data from TMP86FM25 to External Controller
BOOT ROM	1st byte 2nd byte	Matching data (5AH) -	9600 bps 9600 bps	- (Baud rate auto set) OK: Echo back data (5AH) Error: Nothing transmitted
	3rd byte	Baud rate modification data (See Table 2.1.5)	9600 bps	-
	4th byte	_	9600 bps	OK: Echo back data Error: A1H × 3, A3H × 3, 62H × 3 (Note 1)
	5th byte	Operation command data	Changed new baud rate	-
	6th byte	(C0H)	Changed new baud rate	OK: Echo back data (C0H)
		_		Error: A1H \times 3, A3H \times 3, 63H \times 3 (Note 1)
	7th byte		Changed new baud rate	3AH Start mark
	8th byte		Changed new baud rate	OAH The number of transfer data (from 9th to 18th byte)
	9th byte		Changed new baud rate	02H Length of address (2 bytes)
	10th byte		Changed new baud rate	00H Reserved data
	11th byte		Changed new baud rate	00H Reserved data
	12th byte		Changed new baud rate	00H Reserved data
	13th byte		Changed new baud rate	00H Reserved data
	14th byte		Changed new baud rate	01H The number of ROM block (1 block)
	15th byte		Changed new baud rate	80H First address of ROM
	16th byte		Changed new baud rate	00H
	17th byte		Changed new baud rate	FFH End address of ROM
	18th byte		Changed new baud rate	FFH ¦
	19th byte		Changed new baud rate	7FH Checksum of transferred data (from 9th to 18th byte)
	20th byte	(Wait for the next operation) (command data)	Changed new baud rate	-

Note: " $xxH \times 3$ " denotes that operation stops after sending 3 bytes of xxH. For details, refer to 2.1.8 "Error Code".

Description of product discrimination code output mode

- 1. The process of the 1st byte through the 4th byte are the same as FLASH memory writing mode.
- 2. The receive data in the 5th byte is the product discrimination code output command data (C0H).
- 3. When the 5th byte is one of the operation command data shown in Table 2.1.7, the device sends the echo back data which is the same as received operation command data (in this case, COH). If the 5th byte data does not correspond to the operation command data, the device stops UART function after sending 3 bytes of operation command error code: (63H).
- 4. The 7th and the 19th bytes are the product discrimination code. For details, refer to 2.1.12 "Product Discrimination Code".
- 5. After sending the SUM, the device waits for the next operation command data.

2.1.7 FLASH Memory Writing Data Format

FLASH area of TMP86FM25 consists of 512 pages and one page size is 64 bytes.

Writing to FLASH is executed by page writing. Therefore, it is necessary to send 64 bytes data (for one page) even though only a few bytes data are written. Figure 2.1.5 shows an organization of FLASH area. When the controller sends the writing data to the device, be sure to keep the format described below.

- 1. The address of data after receiving the FLASH writing command should be the first address of page. For example, in case of page 2, the first address should be 8080H.
- 2. If the last data's address of data record is not end address of page, the address of the next data record should be the address + 1. For example, if the last data's address is 802FH (Page 0), the address of the next data record should be 8030H (Page 0).

Example:

- :10802000202122232425262728292A2B2C2D2E_FD8 '8020H to 802FH data :10803000303132333435363738393A3B3C3D3E3FC8 '8030H to 803FH data
- 3. The last data's address of data record immediately before sending the end record should be the last address of page. For example, in case of page 1, the last data's address of data record should be 807FH.

Example:

Note: Do not write only the addresses from FFE0H to FFFFH when all data of FLASH memory are the same data. If these area are only written, the next operation can not be executed because of password error.




Figure 2.1.5 Organization of FLASH Area

2.1.8 Error Code

When the device detects an error, the error codes are sent to the controller.

Table 2.1.12 Error Code

Transmit Data	Meaning of Transmit Data
62H, 62H, 62H	Baud rate modification error occurred.
63H, 63H, 63H	Operating command error occurred.
A1H, A1H, A1H	Framing error in received data occurred.
A3H, A3H, A3H	Overrun error in received data occurred.

Note: If password error occurs, the TMP86FM25 doesn't send error codes.


2.1.9 Checksum (SUM)

(1) Calculation method

SUM consists of byte + byte... + byte, the checksum of which is returned in word as the result.

Namely, data is read out in byte and checksum of which is calculated, with the result returned in word.

Example:



The SUM returned when executing the FLASH memory write command, RAM loader command, or FLASH memory SUM command is calculated in the manner shown above.

(2) Calculation data

The data from which SUM is calculated are listed in Table 2.1.13 below.

Table 2.1.13 Checksum Calculation Data

Operating Mode	Calculation Data	Remarks
FLASH memory writing mode	Data in the entire area (32 Kbytes) of FLASH memory	Even when written to part of the FLASH area, data in the entire memory area (32 Kbytes) is calculated.
FLASH memory SUM output mode		The length of data, address, record type and checksum in Intel Hex format are not included in SUM.
RAM loader mode	Data written to RAM	The length of data, address, record type and checksum in Intel Hex format are not included in SUM.
Product Discrimination Code Output mode	Checksum of transferred data (from 9th to 18th byte)	For details, refer to 2.1.12 "Product Discrimination Code".

2.1.10 Intel Hex Format (Binary)

- 1. After receiving the checksum of a record, the device waits for the start mark data (3AH for ":") of the next record. Therefore, the device ignores the data, which does not match the start mark data after receiving the checksum of a record.
- 2. Make sure that once the controller program has finished sending the checksum of the end record, it does not send anything and waits for two bytes of data to be received (Upper and lower bytes of checksum). This is because after receiving the checksum of the end record, the boot program calculates the checksum and returns the calculated checksum in two bytes to the controller.
- 3. If a receive error or Intel Hex format error occurs, the UART function of TMP86FM25 stops without returning error code to the controller. In the following cases, an Intel Hex format error occurs:
 - When the record type is not 00H, 01H, or 02H
 - When a SUM error occurred
 - When the data length of an extended record (Type = 02H) is not 02H
 - When the address of an extended record (Type = 02H) is larger than 1000H and after that, receives the data record
 - When the data length of the end record (Type = 01H) is not 00H

2.1.11 Passwords

The eight or more bytes consecutive data in flash memory area can be used as password. In password check, TMP86FM25 compares these data with data which are transmitted from the external controller. The area in which passwords can be specified is located at addresses 8000H to FF9FH. The area from FFA0H to FFFFH can not be specified as passwords area. The device compares the stored passwords with the passwords, which are received from the controller. If all data of addresses from FFE0H to FFFFH are "00H" or "FFH", the passwords comparison is not executed because the device is considered as blank product. It is necessary to specify the password count storage addresses and the password comparison start address even though it is a blank product. Table 2.1.14 shows the password setting in the blank product and non blank product.

Password	Blank Product (Note 1)	Non Blank Product
PNSA (Password count storage addresses)	8000H ≤ PNSA ≤ FF9FH	8000H ≤ PNSA ≤ FF9FH
PCSA (Password comparison start address)	8000H ≤ PCSA ≤ FF9FH	8000H ≤ PCSA ≤ FFA0 – N
N (Password count)	*	8 ≤ N
Setting of password	No need	Need (Note 2)

Table 2.1.14 Password setting in the Blank Product and Non Blank Product

- Note 1: When all data of addresses from FFE0H to FFFFH area are "00H" or "FFH", the device is judged as blank product.
- Note 2: The same three or more bytes consecutive data can not be used as password. When the password includes the same consecutive data (Three or more bytes), the password error occurs. If the password error occurred, the UART function of device stops without returning error code.
- Note 3: *: Don't care.
- Note 4: When the password doesn't match the above condition, the password error occurs. If the password error occurred, the UART function of device stops without returning error code.
- Note 5: In case of the blank product, the device receives Intel Hex Format immediately after receiving PCSA without receiving password strings. In this time, because the device ignores the data except the start mark data (3AH for ":") as Intel Hex Format data, even if external controller transmitted dummy password strings, process operates correctly. However, if the dummy password strings contain data "3AH", the device detects it as start mark data mistakenly, and device stops process without returning error code. Therefore, if these process becomes issue, the external controller should not transmit the dummy password strings.




Figure 2.1.6 Example of password compare

2.1.11.1 Confirmation method of the blank product and non blank product

The external controller can confirm whether the device is the blank product or not, by transmission of data described below.

- (1) Executes FLASH memory writing mode or RAM loader mode.
- (2) Transmits the PNSA and PCSA.
- (3) Transmits the end record.
- (4) In case of the blank product, the device sends checksum of flash memory. In case of the non blank product, the device doesn't send checksum of flash memory but the UART function stops without sending any data.

The external controller can confirm the blank product and non blank product by receiving checksum.

Note: When the UART function stops in non blank product, the TMP86FM25 should be reset by pin reset input for restarting the serial PROM mode.

2.1.11.2 Password String

A string of passwords in the received data are compared with the data in the FLASH memory. In the following cases, a password error occurs:

• When the received data does not match the data in the FLASH memory

2.1.11.3 Handling of Password Error

If a password error occurs, the UART function of TMP86FM25 stops without returning error code to the controller. Therefore, when a password error occurs, the TMP86FM25 should be reset by RESET pin input.


2.1.12 Product Discrimination Code

The product discrimination code is a 13-byte data, that includes the start address and the end address of ROM. Table 2.1.15 shows the product discrimination code format.

Data The Meaning of Data In Case of TMP86FM25 1st Start mark (3AH) 3AH 2nd The number of transfer data (from 3rd to 12th byte) 0AH 02H 3rd Length of address 4th 00H Reserved data 5th 00H Reserved data 00H 6th Reserved data 00H 7th Reserved data 8th The number of ROM block 01H 80H 9th The upper byte of the first address of ROM 10th The lower byte of the first address of ROM 00H The upper byte of the end address of ROM **FFH** 11th 12th The lower byte of the end address of ROM **FFH** 13th Checksum of transferred data (from 3rd to 12th byte) 7FH

Table 2.1.15 Product Discrimination Code Format

2.1.13 Flowchart



Electrical Characteristics

Absolute Maximum Ratings

 $(V_{SS} = 0 V)$

Parameter	Symbol	Pins	Rating	Unit
Supply voltage	V_{DD}		-0.3 to 4.0	
Input voltage	V _{IN}		-0.3 to V _{DD} + 0.3	V
Output voltage	V _{OUT1}	Except V4 pin	-0.3 to V _{DD} + 0.3	7 °
Output voltage	V _{OUT2}	V4 pin	-0.3 to 4.0	
	I _{OUT1}	P6 port	-1.8	
Output current (Per 1 pin)	I _{OUT2}	P1, P2, P34 to P36, P5, P6, P7 ports	3.2	
	I _{OUT3}	P30 to P33 port	30	
	Σl _{OUT1}	P6 port	-30	mA
Output current (Total)	Σl _{OUT2}	P1, P2, P34 to P36, P5, P6, P7 ports	60	
	ΣΙΟυΤ3	P30 to P33 port	80	
Power dissipation [Topr = 85°C]	PD		350	mW
Soldering temperature (Time)	Tsld		260 (10 s)	
Storage temperature	Tstg		-55 to 125	°C
Operating temperature	Topr		-40 to 85	

Note: The absolute maximum ratings are rated values which must not be exceeded during operation, even for an instant. Any one of the ratings must not be exceeded. If any absolute maximum rating is exceeded, a device may break down or its performance may be degraded, causing it to catch fire or explode resulting in injury to the user. Thus, when designing products which include this device, ensure that no absolute maximum rating value will ever be exceeded.

Recommended Operating Condition-1 (MCU mode) (VSS = 0 V, Topr = -40 to 85°C)

Parameter	Symbol	Pins	Co	ondition	Min	Max	Unit		
			fc = 16 MHz	NORMAL1, 2 mode	2.7				
			IC = 16 IVIMZ	IDLE0, 1, 2 mode	2.1				
			fc = 4.2 MHz	NORMAL1, 2 mode					
			(in case of external clock)	IDLE0, 1, 2 mode	1.8				
Supply voltage	V _{DD}		fc = 8 MHz (in case of	NORMAL1, 2 mode	1.8	3.6			
			connecting a resonator)	IDLE0, 1, 2 mode	1.0				
			fs = 32.768 kHz	SLOW1, 2 mode			V		
l			13 – 32.7 00 KHZ	SLEEP0, 1, 2 mode	1.8				
			STO	OP mode					
	V _{IH1}	Except hysteresis input	- V _{DD} ≥ 2.7 V		$V_{DD} \times 0.70$				
Input high level	V_{IH2}	Hysteresis input	VDD ≥ 2.7 V	V _{DD} < 2.7 V		V_{DD}			
	V_{IH3}		V_{DD} < 2.7 V						
	V_{IL1}	Except hysteresis input	$V_{DD} \ge 2.7 \text{ V}$ $V_{DD} < 2.7 \text{ V}$		esis input			$V_{DD} \times 0.30$	
Input low level	V_{IL2}	Hysteresis input			0	$V_{DD} \times 0.25$			
	V_{IL3}					$V_{DD} \times 0.10$			
Clock frequency	fc	XIN, XOUT	$V_{DD} = 1.8 \text{ to } 3.6 \text{ V}$ $V_{DD} = 2.7 \text{ to } 3.6 \text{ V}$		1.0	4.2	MHz		
(in case of	10	AIN, AOOT			1.0	16.0			
external clock)	fs	XTIN, XTOUT	$V_{DD} = 1.8 \text{ to } 3.6$	V _{DD} = 1.8 to 3.6 V		34.0	kHz		
Clock frequency	40	XIN, XOUT	$V_{DD} = 1.8 \text{ to } 3.6$	V	1.0	8.0	NAL I-		
(in case of	fc	AIN, AOUT	V _{DD} = 2.7 to 3.6 V		1.0	16.0	MHz		
connecting a resonator)	fs	XTIN, XTOUT	$V_{DD} = 1.8 \text{ to } 3.6$	V	30.0	34.0	kHz		
	V2 _{IN}	V2	LODOTIA DEE	I. 64.9	1.650	1.800			
LCD reference voltage	V3 _{IN}	V3	- LCDCTL1 <refv> = "1" - VDD < V4 (Note 2)</refv>		2.250	2.700	V		
	V4 _{IN}	V4			3.000	3.600	V		
	V4 _{IN}	V4 (Note 3)	LCDCTL1 <ref\< td=""><td>/> = "0"</td><td>3.000</td><td>VDD</td><td></td></ref\<>	/> = "0"	3.000	VDD			
Capacity for LCD booster circuit	C _{LCD}				0.1	0.47	μF		

- Note 1: The recommended operating conditions for a device are operating conditions under which it can be guaranteed that the device will operate as specified. If the device is used under operating conditions other than the recommended operating conditions (Supply voltage, operating temperature range, specified AC/DC values etc.), malfunction may occur. Thus, when designing products which include this device, ensure that the recommended operating conditions for the device are always adhered to.
- Note 2: When LCDCTL1<REFV> is set to "1", always keep the condination of VDD < V4.
- Note 3: When LCDCTL1<REFV> is cleared to "0", always supply the reference voltage from V4 pin.

Recommended Operating Condition-2 (Serial PROM mode) (VSS = 0 V, Topr = 25°C ± 5°C)

Parameter	Symbol	Pins	Condition	Min	Max	Unit
Supply voltage	V _{DD}		2 MHz ≤ fc ≤16 MHz	2.7	3.6	V
Clock frequency	fc	XIN, XOUT	V _{DD} = 2.7 to 3.6 V	2.0	16.0	MHz

Note: The operating temperature area of serial PROM mode is 25° C \pm 5° C and the operating area of high frequency of serial PROM mode is different from MCU mode.

DC Characteristics

 $(VSS = 0 V, Topr = -40 to 85^{\circ}C)$

Parameter	Symbol	Pins		Condition		Min	Тур.	Max	Unit	
Hysteresis voltage	V _{HS}	Hyste	eresis in	put	V _{DD} = 3.3 V		_	0.4	-	V
	I _{IN1}	TES1	Γ		$V_{DD} = 3.6 \text{ V}, V_{IN}$	= 0 V	_	-	-5	
Input current	I _{IN2}	Sink	open dra	ain, Tri-state	$V_{DD} = 3.6 \text{ V}, V_{IN}$	= 3.6 V/0 V	-	-	±5	μА
	I _{IN3}	RESE	T , STO	5	$V_{DD} = 3.6 \text{ V}, V_{IN}$	= 3.6 V	_	_	+5	
Innut registeres	R _{IN1}	TES1	Fpull do	wn	$V_{DD} = 3.6 \text{ V}, V_{IN}$	= 3.6 V	-	70	-	kΩ
Input resistance	R _{IN2}	RESE	T pull	up	$V_{DD} = 3.6 \text{ V}, V_{IN}$	= 0 V	100	220	450	K22
High-frequency feedback resistor	R _{FB}	XOU.	Т		V _{DD} = 3.6 V		_	1.2	-	ΜΩ
Low-frequency feedback resistor	R _{FBT}	хто	JT		V _{DD} = 3.6 V		-	14	-	IVIS 2
Output leakage current	I _{LO}	Sink open drain, Tri-state		V _{DD} = 3.6 V V _{OUT} = 3.4V / 0.2 V		-	-	±10	μА	
Output high voltage	V_{OH}	C-MOS, Tri-state		$V_{DD} = 3.6 \text{ V}, I_{OH} = -0.6 \text{ mA}$		3.2	=	-		
Output low voltage	V _{OL}	Exce port	Except XOUT, P30 to P33 port		$V_{DD} = 3.6 \text{ V}, I_{OL} = 0.9 \text{ mA}$		-	-	0.4	V
Output low current	l _{OL}	P30 t	o P33 p	orts	$V_{DD} = 3.6 \text{ V}, V_{OL} = 1.0 \text{ V}$		-	6	Ī	mA
Supply current in			Fetch	Flash area	V _{DD} = 3.6 V	MNP = "1"	_	6.0	7.2	
NORMAL1, 2 mode			area	RAM area	$V_{IN} = 3.4 V/0.2 V$	MNP = "0"	=	3.9	4.8	m Λ
Supply current in					fc = 16 MHz	MNP·ATP = "1"	-	3.3	4.3	mA
IDLE0, 1, 2 mode					fs = 32.768 kHz	MNP·ATP = "0"	-	2.5	3.0	
Supply current in			Fetch	Flash area		MNP = "1"	=	850	1200	
SLOW1 mode	I _{DD}		area	RAM area		MNP = "0"	_	10	21	
Supply current in	טטי				$V_{DD} = 3.6 \text{ V}$ $V_{IN} = 3.4 \text{ V}/0.2 \text{ V}$	MNP·ATP = "1"	_	850	1200	
SLEEP1 mode					$V_{IN} = 3.4 V/0.2 V$ fs = 32.768 kHz	MNP·ATP = "0"	-	7	17	μА
Supply current in						MNP·ATP = "1"	_	850	1200	μ, τ
SLEEP0 mode						MNP·ATP = "0"	_	6	16	
Supply current in STOP mode					V _{DD} = 3.6 V V _{IN} = 3.4 V/0.2 V		-	0.5	10	

Note1: Typical values show those at Topr = 25°C, V_{DD} = 3.3 V

Note2: Input current (I_{IN1} , I_{IN2}): The current through pull-up or pull-down resistor is not included.

Note3: I_{DD} does not include I_{REF} current.

Note4: The supply currents of SLOW2 and SLEEP2 modes are equivalent to IDLE0, IDLE1, IDLE2.

Note5: MNP (MNPWDW) shows bit0 in EEPCR register and ATP(ATPWDW) shows bit1 in EEPCR register.

Note6: "Fetch" means reading operation of FLASH data as an instruction by CPU.

AD Conversion Characteristics

 $(VSS = 0.0 \text{ V}, 2.7 \text{ V} \le VDD \le 3.6 \text{ V}, Topr = -40 \text{ to } 85^{\circ}\text{C})$

Parameter	Symbol	Condition	Min	Тур.	Max	Unit
Analog reference voltage	V _{AREF}		V _{DD} – 1.0	-	V_{DD}	
Analog reference voltage range (Note 4)	ΔV_{AREF}		2.5	_	_	V
Analog input voltage	V_{AIN}		V _{SS}	-	V _{AREF}	
Power supply current of analog reference voltage	I _{REF}	V _{DD} = V _{AREF} = 3.6 V V _{SS} = 0.0 V	-	0.4	_	mA
Non linearity error		V _{DD} = 2.7 V	_	-	±1	
Zero point error			-	-	±1	LSB
Full scale error		V _{SS} = 0.0 V	_	_	±1	LOD
Total error		V _{AREF} = 2.7 V	_	_	±2	

 $(V_{SS} = 0.0 \text{ V}, 2.0 \text{ V} \le V_{DD} < 2.7 \text{ V}, Topr = -40 \text{ to } 85^{\circ}\text{C})$

Parameter	Symbol	Condition	Min	Тур.	Max	Unit
Analog reference voltage	V _{AREF}		V _{DD} – 0.6	-	V_{DD}	
Analog reference voltage range (Note 4)	ΔV_{AREF}		2.0	-	_	V
Analog input voltage	V _{AIN}		V _{SS}	ı	V _{AREF}	
Power supply current of analog reference voltage	I _{REF}	$V_{DD} = V_{AREF} = 2.0V$ $V_{SS} = 0.0 V$	-	0.22	_	mA
Non linearity error		V _{DD} = 2.0 V	_		±1	
Zero point error			-	I	±1	LSB
Full scale error		V _{SS} = 0.0 V	_	- 1	±1	LOD
Total error		V _{AREF} = 2.0 V	_	ı	±2	

 $(V_{SS} = 0.0 \ V, \ 1.8 \ V \leq V_{DD} \ < 2.0 \ V, \ Topr = -10 \ to \ 85^{\circ}C) \ (Note \ 5)$

Parameter	Symbol	Condition	Min	Тур.	Max	Unit
Analog reference voltage	V _{AREF}		V _{DD} – 0.1	-	V_{DD}	
Analog reference voltage range (Note 4)	ΔV_{AREF}		1.8	-	-	V
Analog input voltage	V _{AIN}		V _{SS}	-	V _{AREF}	
Power supply current of analog reference voltage	I _{REF}	$V_{DD} = V_{AREF} = 1.8V$ $V_{SS} = 0.0 V$	_	0.2	_	mA
Non linearity error		V _{DD} = 1.8 V	-	ı	±2	
Zero point error			-	I	±2	LSB
Full scale error		V _{SS} = 0.0 V	-	-	<u>+2</u>	LOD
Total error		V _{AREF} = 1.8 V	_	_	±4	

- Note 1: The total error includes all errors except a quantization error, and is defined as a maximum deviation from the ideal conversion line.
- Note 2: Conversion time is different in recommended value by power supply voltage.
- Note 3: Please use input voltage to AIN input Pin in limit of V_{AREF} V_{SS}.

 When voltage of range outside is input, conversion value becomes unsettled and gives affect to other channel conversion value.
- Note 4: Analog Reference Voltage Range: $\Delta V_{AREF} = V_{AREF} V_{SS}$
- Note 5: When AD is used with V_{DD} < 2.0 V, the guaranteed temperature range varies with the operating voltage.

AC Characteristics (VSS = 0 V, VDD = 2.7 to 3.6 V, Topr = $-40 \text{ to } 85^{\circ}\text{C}$)

Parameter	Symbol	Condition	Min	Тур.	Max	Unit
Machine cycle time	tcy	NORMAL1, 2 mode	0.25	-	4	μς
		IDLE1, 2 mode	0.23			
		SLOW1, 2 mode	117.6		133.3	
		SLEEP1, 2 mode	117.0	_		
High level clock pulse width	twcH	For external clock operation (XIN	-	31.25	_	ns
Low level clock pulse width	twcL	input) fc = 16 MHz				
High level clock pulse width	twcH	For external clock operation (XTIN	-	15.26	=	0
Low level clock pulse width	twcL	input) fs = 32.768 kHz				μS

(V_{SS} = 0 V, V_{DD} = 1.8 to 3.6 V, Topr = -40 to 85° C)

Parameter	Symbol	Condition	Min	Тур.	Max	Unit
Machine cycle time	tcy	NORMAL1, 2 mode	0.5	-	4	μS
		IDLE1, 2 mode	0.5			
		SLOW1, 2 mode	117.6		133.3	
		SLEEP1, 2 mode	117.0			
High level clock pulse width	twcH	For external clock operation (XIN	-	119.04	_	ns
Low level clock pulse width	twcL	input) fc = 4.2 MHz				115
High level clock pulse width	twcH	For external clock operation (XTIN	-	15.26	_	116
Low level clock pulse width	twcL	input) fs = 32.768 kHz				μS

Timer Counter 1 input (ECIN) Characteristics (V_{SS} = 0 V, Topr = -40 to 85°C)

Parameter	Symbol	Condition	Min	Тур.	Max	Unit
TC1 input (ECIN input)	+	Frequency measurement mode $V_{DD} = 2.7$ to 3.6 V	-	-	0.5.	MHz
	t _{TC1}	Frequency measurement mode $V_{DD} = 1.8 \text{ to } 2.7 \text{ V}$	_	-	0.25	IVII IZ


UART Timing-1

 $(VDD = 2.7 \text{ V to } 3.6 \text{ V}, \text{ fc} = 2 \text{ MHz to } 16 \text{ MHz}, \text{ Ta} = 25^{\circ}\text{C})$

Parameter	Symbol	The Number of	Required Minimum Time		
Falametei		Clock (fc)	At fc = 2 MHz	At fc = 16 MHz	
Time from the reception of a matching data until the output of an echo back	CMeb1	Approx. 600	300 μs	37.5 μs	
Time from the reception of a Baud Rate Modification Data until the output of an echo back	CMeb2	Approx. 700	350 μs	43.7 μs	
Time from the reception of an operation command until the output of an echo back	CMeb3	Approx. 600	300 μs	37.5 μs	
Calculation time of checksum	CKsm	Approx. 1573000	786.5 ms	98.3 ms	

UART Timing-2 (VDD = 2.7 V to 3.6 V, fc = 2 MHz to 16 MHz, Ta = 25° C)

_	Symbol	The Number of Clock (fc)	Required Minimum Time		
Parameter			At fc = 2 MHz	At fc = 16 MHz	
Time from reset release until acceptance of start bit of RXD pin	RXsup	83850	41.9 ms	5.3 ms	
Time between a matching data and the next matching data		28500	14.3 ms	1.8 ms	
Time from the echo back of matching data until the acceptance of baud rate modification data	CMtr2	600	300 μs	37.5 μs	
Time from the output of echo back of baud rate modification data until the acceptance of an operation command	CMtr3	750	375 μs	46.9 μs	
Time from the output of echo back of operation command until the acceptance of Password count storage addresses	CMtr4	950	475 μs	59.4 μs	



Flash Characteristics $(V_{SS} = 0 V)$

Parameter	Condition	Min	Тур.	Max	Unit
Number of guaranteed writes (Page writing) to Flash memory in serial PROM mode	$\begin{split} V_{DD} = 2.7 \text{ to } 3.6 \text{ V, 2 MHz} \leq \text{fc} \leq \text{16 MHz} \\ \text{(Topr} = 25^{\circ}\text{C} \pm 5^{\circ}\text{C)} \end{split}$	ı	ı	10 ⁵	Times

Package Dimensions

P-QFP100-1420-0.65A

Unit: mm

