

38 V, 3 A synchronous step-down converter with 17 µA quiescent current

THE SHIP

QFN16 (3 x 3 mm)

Maturity status link

L6983

Features

- 3.5 V to 38 V operating input voltage
- Output voltage from 0.85 V to V_{IN}
- 3.3 V and 5 V fixed output voltage versions
- 3 A DC output current
- 17 μA operating quiescent current
- Internal compensation network
- Two different versions: LCM for high efficiency at light loads and LNM for noise sensitive applications
- 2 μA shutdown current
- Internal soft-start
- Enable
- Overvoltage protection
- · Output voltage sequencing
- Thermal protection
- 200 kHz to 2.3 MHz programmable switching frequency. Stable with low ESR capacitor
- Optional spread spectrum for improved EMC
- Power Good
- Synchronization to external clock for LNM devices
- QFN16 package

Applications

- Designed for 24 V buses industrial power systems
- 24 V battery powered equipment
- · Decentralized intelligent nodes
- Sensors and always-on applications
- Low noise applications

Description

The L6983 is an easy to use synchronous monolithic step-down regulator capable of delivering up to 3 A DC to the load. The wide input voltage range makes the device suitable for a broad range of applications. The L6983 is based on a peak current mode architecture and is packaged in a QFN16 3x3 with internal compensation thus minimizing design complexity and size.

The L6983 is available both in low consumption mode (LCM) and low noise mode (LNM) versions. LCM maximizes the efficiency at light-load with controlled output voltage ripple so the device is suitable for battery-powered applications. LNM makes the switching frequency constant and minimizes the output voltage ripple for light load operations, meeting the specification for low noise sensitive applications. The L6983 allows the switching frequency to be selected in the 200 kHz - 2.3 MHz range with optional spread spectrum for improved EMC.




The EN pin provides enable/disable function. The typical shutdown current is 2 μ A when disabled. As soon as the EN pin is pulled up, the device is enabled and the internal 1.3 ms soft-start takes place. The L6983 features Power Good open collector that monitors the FB voltage. Pulse-by-pulse current sensing on both power elements implements an effective constant current protection and thermal shutdown prevents thermal run-away.

DS13116 - Rev 4 page 2/59



1 Diagram

Figure 1. Block diagram



DS13116 - Rev 4 page 3/59



Pin configuration

Figure 2. Pin connection (top through view)




Table 1. Pin description

Pin	Symbol	Function		
1	VIN	DC input voltage.		
2	VINLDO	DC input voltage connected to the supply rail with a simple RC filter.		
3	AGND	Analog ground.		
4	EN / CLKIN	Enable pin with internal voltage divider. Pull-down/up to disable/ enable the device.		
4	EN / CLRIN	In LNM versions, this pin is also used to provide an external clock signal, which synchronizes the device.		
5	PGOOD	The PGOOD open collector output is driven to low impedance when the output voltage is out of regulation and released once the output voltage becomes valid.		
6	VBIAS	Typically connected to the regulated output voltage, an external voltage source can be used to supply part of the analog circuitry to reduce current consumptions at light load. Connect it to AGND if not used.		
7	FB/VOUT	This pin operates as VOUT or FB according to the selected part number. In fixed output voltage versions, VOUT is the output voltage sensing with selected internal voltage divider.		
		In adjustable versions, FB is output voltage sensing with eternal voltage divider.		
8	FSW	Connect an external resistor to program the oscillator frequency and enable the optional dithering.		
9	VCC	This pin supplies the embedded analog circuitry. Connect a ceramic capacitor (\geq 1 μ F) to filter internal voltage reference.		
10	AGND	Analog ground.		
11	воот	Connect an external capacitor (100 nF typ.) between BOOT and SW pins. The gate charge required to drive the internal NMOS is refreshed during the low-side switch conduction time.		
12	VIN	DC input voltage.		

DS13116 - Rev 4 page 4/59



Pin	Symbol	Function		
13	PGND	Power ground.		
14	SW	Switching node.		
15	SW	Switching node.		
16	PGND	Power ground.		
-	Exposed PAD	Exposed pad must be connected to AGND and PGND.		

DS13116 - Rev 4 page 5/59



3 Typical application circuit

Figure 3. Basic application (adjustable version)




Table 2. Typical application component

Symbol	Value	Description	
C _{IN}	10 μF	Input capacitor	
R _{FILT}	0.1 kΩ	VINLDO filter resistor	
C _{FILT}	1 μF	VINLDO filter capacitor	
C _{VCC}	1 μF	VCC bypass capacitor	
C _{BOOT}	100 nF	Bootstrap capacitor	
C _{OUT}	40 μF	Output capacitor	
R _{FBH}	400 kΩ	VOUT divider upper resistor	
R _{FBL}	82 kΩ	VOUT divider lower resistor	
L	4.7 μH (F _{SW} = 1 MHz)	Output inductor	
R _{PGOOD}	1 ΜΩ	PGOOD resistor	
R _{FSW}	10 kΩ	FSW setting resistor	

DS13116 - Rev 4 page 6/59



4 Absolute maximum ratings

Stressing the device above the rating listed in Section 4: Absolute maximum ratings may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions may affect device reliability.

Table 3. Absolute maximum ratings

Symbol	Parameter	Min.	Max.	Unit
VIN	VIN Maximum pin voltage		42	V
AGND	Maximum pin voltage	0	0	V
PGND	Maximum pin voltage	- 0.3	0.3	V
BOOT	Maximum pin voltage	SW - 0.3	SW + 4	V
VCC	Maximum pin voltage	- 0.3	Min. (VIN + 0.3 V; 4 V)	V
VOUT/FB	Maximum pin voltage	- 0.3	8	V
FSW	Maximum pin voltage	- 0.3	VCC + 0.3	V
VBIAS	Maximum pin voltage	- 0.3	VIN + 0.3	V
EN	Maximum pin voltage	- 0.3	VIN + 0.3	V
PGOOD	Maximum pin voltage	- 0.3	VIN + 0.3	V
SW	Mayimum nin yaltara	- 0.85	VIN + 0.3	V
SVV	Maximum pin voltage	- 3.8 for 0.5 ns ⁽¹⁾		V
IHS, ILS	High-side / Low-side RMS switch current		3	Α
TJ	Operating temperature range	- 40	150	°C
TSTG	Storage temperature range	- 65	150	°C
TLEAD	Lead temperature (soldering 10 sec.)		260	°C

^{1.} Negative peak voltage during switching activities caused by parasitic layout elements.

4.1 ESD protection

Table 4. ESD performance

Symbol	Parameter	Test conditions	Value	Unit
ESD	ESD ESD protection voltage	HBM	2	kV
ESD		CDM	500	V

4.2 Thermal characteristics

Table 5. Thermal data

Symbol	Parameter	Package	Value	Unit
R _{th_JA}	Thermal resistance junction ambient (device soldered on the STMicroelectronics demonstration board, please refer to Section 9: Application board)	QFN16	30	°C/W

DS13116 - Rev 4 page 7/59



5 Electrical characteristics

 T_J = 25 °C, $V_{\mbox{\footnotesize{IN}}}$ = 24 V unless otherwise specified.

Table 6. Electrical characteristics

ating input voltage rising threshold UVLO falling hold current limit y current limit current limit rse current limit side RDSON hum off-time hum on-time e-up threshold le threshold	No slope contribution Full slope contribution LNM or VOUT overvoltage Enable Rising Falling Rising Hysteresis	3.5 2.3 2.15 4.1 3.1 3.3 1.25	4.6 3.6 3.9 0.6 1.5 0.130 0.085 200 75	38 3.3 3.15 4.5 1.75	V V V A A A A A A Ω Ω Ω ns ns V V V
current limit y current limit current limit rse current limit side RDSON side RDSON num off-time num on-time	Enable Rising Falling Rising	2.15 4.1 3.1 3.3 1.25	3.6 3.9 0.6 1.5 0.130 0.085 200 75	3.15 4.5 1.75	V A A A A A Ω Ω ns ns V V
current limit y current limit current limit rse current limit side RDSON side RDSON num off-time num on-time	Enable Rising Falling Rising	4.1 3.1 3.3 1.25	3.6 3.9 0.6 1.5 0.130 0.085 200 75	4.5 1.75	A A A A A Ω Ω ns v V
y current limit current limit rse current limit side RDSON side RDSON num off-time num on-time	Enable Rising Falling Rising	3.1 3.3 1.25	3.6 3.9 0.6 1.5 0.130 0.085 200 75	0.7	A A A A Ω Ω ns v V
y current limit current limit rse current limit side RDSON side RDSON num off-time num on-time	Enable Rising Falling Rising	3.3 1.25	3.9 0.6 1.5 0.130 0.085 200 75	0.7	A A A Ω Ω ns ns V V
current limit rse current limit side RDSON side RDSON num off-time num on-time	Enable Rising Falling Rising	0.2	0.6 1.5 0.130 0.085 200 75	0.7	A A Ω Ω ns ns
rse current limit side RDSON side RDSON num off-time num on-time	Enable Rising Falling Rising	0.2	1.5 0.130 0.085 200 75	0.7	A Ω Ω ns ns
side RDSON side RDSON num off-time num on-time e-up threshold	Enable Rising Falling Rising	0.2	0.130 0.085 200 75	0.7	Ω Ω ns ns
num off-time num on-timeup threshold	Rising Falling Rising		0.085 200 75		Ω ns ns V V
num off-time num on-time e-up threshold	Rising Falling Rising		200 75		ns ns V
num on-time e-up threshold	Rising Falling Rising		75		ns V V
e-up threshold	Rising Falling Rising				V
	Rising Falling Rising		1.2		V
	Falling Rising		1.2		V
	Rising		1.2	1.32	
le threshold	-	1.08	1.2	1.32	V
ic theshold	Hysteresis				
			0.2		V
	VCC regulator				
output voltage		3.0	3.3	3.6	V
	Power consumption				
down current from	VEN = GND		2	3	μA
	LCM device				
scent current from	VBIAS = GND	20	35	60	μA
	VBIAS = 5 V	1	3.5	6	μA
scent current from	VBIAS = 5 V	20	35	60	μA
	LNM device				
scent current from	VBIAS = GND	1.6	2.3	3	mA
	VBIAS = 5 V	300	550	800	μA
scent current from	VBIAS = 5 V	1.3	1.8	2.3	mA
	Soft-start				
				1.6	
	scent current from	VBIAS = 5 V VBIAS = 5 V LNM device Scent current from VBIAS = 6ND VBIAS = 5 V VBIAS = 5 V VBIAS = 5 V	VBIAS = 5 V	VBIAS = 5 V 1 3.5 Count current from VBIAS = 5 V 20 35 LNM device Scent current from VBIAS = GND 1.6 2.3 VBIAS = 5 V 300 550 Scent current from VBIAS = 5 V 1.3 1.8	VBIAS = 5 V 1 3.5 6 Count current from VBIAS = 5 V 20 35 60 LNM device Scent current from VBIAS = GND 1.6 2.3 3 VBIAS = 5 V 300 550 800 Scent current from VBIAS = 5 V 1.3 1.8 2.3 Soft-start

DS13116 - Rev 4 page 8/59



Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
		Adjustable version T _J = 25 °C	0.845	0.85	0.855	V
	No the section of the set	Adjustable version $T_J = -40 ^{\circ}\text{C} \le T_J \le 125 ^{\circ} ^{(4)}$	0.842	0.85	0.858	V
V		Fixed 3.3 V version $T_J = 25 ^{\circ}\text{C}$	3.27	3.3	3.33	V
V _{FB}	Voltage feedback	Fixed 3.3 V version $T_J = -40~^{\circ}\text{C} \le T_J \le 125~^{\circ}\text{C}^{~(4)}$	3.284	3.3	3.346	V
		Fixed 5.0 V version $T_J = 25 ^{\circ}\text{C}$	4.955	5.0	5.045	V
		Fixed 5.0 V version $T_{J} = -40 ^{\circ}\text{C} \le T_{J} \le 125 ^{\circ}\text{C} ^{(4)}$	4.93	5	5.07	V
		Overvoltage protection			'	
V _{OVP}	Overvoltage trip (VOVP/ VREF)		115	120	125	%
V _{OVP_HYST}	Overvoltage hysteresis		1	2	6	%
		Synchronization (LNM versions	only)			
f _{CLKIN} (3)	Synchronization range		200		2200	kHz
V _{CLKIN_TH} (3)	Amplitude of synchronization clock		2.3			V
V _{CLKIN_T} (3)	Synchronization pulse ON and OFF time 2.3 V ≤ V _{CLKIN_TH} ≤ 2.5 V	V _{CLKIN_TH} = 2.3 V	60			ns
VCLKIN_I	Synchronization pulse ON and OFF time V _{CLKIN_TH} > 2.5 V		20			ns
		Power Good	,		'	
		Adjustable output version $T_{J} = -40~^{\circ}\text{C} \le T_{J} \le 125~^{\circ}\text{C}~^{(4)}$	87	90	93	%
V_{THR}	PGOOD threshold	Fixed 3.3 output version $T_J = -40~^{\circ}\text{C} \le T_J \le 125~^{\circ}\text{C}^{~(4)}$	87	90	93	%
		Fixed 5.0 output version $T_{J} = -40 ^{\circ}\text{C} \le T_{J} \le 125 ^{\circ}\text{C} ^{(4)}$	87	90	93	%
V _{THR_HYST} (4)	PGOOD hysteresis			3		
$V_{ t PGOOD}$	PGOOD open collector	VIN > VIN_H AND VFB < VTH 4 mA sinking load			0.4	V
	output	2 < VIN < VIN_H 4 mA sinking load			0.8	V
T _{SHDWN} (5)	Thermal shutdown temperature			165		°C
T _{HYS} (5)	Thermal shutdown hysteresis			30		°C

DS13116 - Rev 4 page 9/59



- 1. Parameter tested in the static condition during testing phase. The parameter value may change over a dynamic application condition.
- 2. LCM version.
- 3. LNM version.
- 4. Specifications in the 40 to 125 °C temperature range are assured by characterization and statistical correlation.
- 5. Not tested in production.

5.1 Frequency selection table

Specification referred to - $40 \le T_J \le 125$ °C and V_{IN} = 24 V, assured by testing at T_J = 25 °C, design, characterization and statistical correlation.

Table 7. FSW selection

Symbol	Option	RVCC (kΩ)	RGND (kΩ)	Min.	Тур.	Max.	Unit
		1.8	N.C.		200		kHz
FSW		0	N.C.		400		kHz
		3.3	N.C.		500		kHz
	Dithering (5 % F _{SW} typ.)	5.6	N.C.		700		kHz
	Dittiering (5 % 1 SW typ.)	10	N.C.		1000		kHz
		18	N.C.		1500		kHz
		33	N.C.		2000		kHz
		56	N.C.		2300		kHz
	No dithering	N.C.	1.8		200		kHz
		N.C.	0	360	400	440	kHz
		N.C.	3.3		500		kHz
		N.C.	5.6	630	700	770	kHz
		N.C.	10	900	1000	1100	kHz
		N.C.	18		1500		kHz
		N.C.	33		2000		kHz
		N.C.	56	2000	2300	2600	kHz

DS13116 - Rev 4 page 10/59



6 Functional description

The L6983 device is based on a "peak current mode" architecture with constant frequency control. Therefore, the intersection between the error amplifier output and the sensed inductor current generates the PWM control signal to drive the power switch.

The device features LNM (low noise mode) that is forced PWM control, or LCM (low consumption mode) to increase the efficiency at light-load on the selected part number.

The main internal blocks shown in the block diagram in Figure 1. Block diagram and Figure 2. Pin connection (top through view) are:

- · Embedded power elements
- A fully integrated adjustable oscillator which is able to set eight different switching frequencies from 200 to 2300 kHz
- The ramp for the slope compensation avoiding subharmonic instability
- A transconductance error amplifier with integrated compensation network
- The high-side current sense amplifier to sense the inductor current
- A "Pulse Width Modulator" (PWM) comparator and the driving circuitry of the embedded power elements
- The soft-start block ramps up the reference voltage on error amplifier thus decreasing the inrush current at power-up. The EN pin inhibits the device when driven low
- The EN/CLK pin section, which, for LNM versions, allows synchronizing the device to an external clock generator
- The pulse-by-pulse high-side / low-side switch current sensing to implement the constant current protection
- A circuit to implement the thermal protection function
- The OVP circuitry to discharge the output capacitor in case of overvoltage event
- The switchover capability of the internal regulator to supply a portion of the quiescent current when the VBIAS pin is connected to an external output voltage
- · Enable/ disable dithering operation

6.1 Enable

The EN pin is a digital input that turns the device on or off.

In order to maximize both the EN threshold accuracy and the current consumption, the device implements two different thresholds:

- 1. The wake-up threshold, V_{WAKE UP} = 0.5 V (see Table 6. Electrical characteristics)
- 2. The start-up threshold, V_{EN} = 1.2 V (see Table 6. Electrical characteristics)

The following picture shows the device behavior.

DS13116 - Rev 4 page 11/59






Figure 4. Power-up/down behavior

When the voltage applied on the EN pin rises over V_{WAKEUP, RISING}, the device powers up the internal circuit thus increasing the current consumption.

As soon as the voltage rises over the $V_{EN,\ RISING}$, the device starts the switching activities as described on Section 6.2: Soft-start.

Once the voltage becomes lower than V_{EN, FALLING}, the device interrupts the switching activities.

As soon as the voltage becomes lower than $V_{\text{WAKEUP}.\text{FALLING}}$, the device powers down the internal circuit reducing the current consumption.

The pin is VIN compatible.

Please refer to Table 6. Electrical characteristics for the reported thresholds.

6.2 Soft-start

The soft-start (SS) limits the inrush current surge and makes the output voltage increase monotonically.

The device implements the soft-start phase ramping the internal reference with very small steps. Once the SS ends the error amplifier reference is switched to the internal value of 0.85 V coming directly from the band gap cell.

DS13116 - Rev 4 page 12/59






Figure 5. Soft-start procedure

During the normal operation, a new soft-start cycle takes place in case of:

- 1. Thermal shutdown event
- 2. UVLO event
- 3. EN pin rising over VEN threshold. Please refer to Table 6. Electrical characteristics




Figure 6. Soft-start phase with I_{OUT} = 2.5 A

6.3 Undervoltage lockout

The device implements the undervoltage lockout (UVLO) continuously sensing the voltage on the VCC pin, if the UVLO lasts more than 10 μ s, the internal logic resets the device by turning off both LS and HS.

After the reset, if the EN pin is still high, the device repeats the soft-start procedure.

DS13116 - Rev 4 page 13/59



6.4 Light-load operation

The L6983 implements two different light load strategies:

- 1. Low consumption mode (LCM)
- 2. Low noise mode (LNM)

Please refer to Table 12. Order codes to select the part number with the preferred light load strategy.

6.4.1 Low consumption mode (LCM)

The LCM maximizes the efficiency at light load.

When the switch peak current request is lower than the I_{SKIP} threshold (see Table 6. Electrical characteristics), the device regulates V_{OUT} by the skip threshold. The minimum voltage is given by:

$$V_{OUT, LCM} = V_{FB, LCM} \cdot \frac{R_{PH} + R_{PL}}{R_{PL}} \tag{1}$$

Where $V_{FB, LCM}$ is 1.8% (typ.) higher than V_{FB} .

The device interrupts the switching activities when two conditions happen together:

- 1. The peak inductor current required is lower than I_{SKIP}
- 2. The voltage on the FB pin is higher than VFB, LCM

VFB

VFB

VFB

VFB

VFB

IL

ISKIP

Figure 7. Light load operation

A new switching cycle takes place once the voltage on the FB pin becomes lower than $V_{\text{FB,LCM}}$.

The HS switch is kept on until the inductor current reaches I_{SKIP}.

Once the current on the HS reaches the defined value, the device turns the HS off and turns the LS on. The LS is kept enabled until one of the following conditions occurs:

- 1) The inductor current sensed by the LS becomes equal to zero
- 2) The switching period ends up

If, at the end of the switching cycle, the voltage on the FB pin rises over the $V_{FB,LCM}$ threshold, the LS is kept enabled until the inductor current becomes equal to zero. Otherwise, the device turns on again the HS and starts a new switching pulse.

During the burst pulse, if the energy transferred to COUT increases the VFB level over the threshold defined on Eq. (1), the device interrupts the switching activities. The new cycle takes place only when VFB becomes lower than the defined threshold. Otherwise, as soon as the LS is turned off the HS is turned on.

Given the energy stored in the inductor during a burst, the voltage ripple depends on the capacitor value:

$$V_{OUT\,RIPPLE} = \frac{\Delta Q_{IL}}{C_{OUT}} = \frac{\int_0^{T_{BURST}} I_L(t) \, dt}{C_{OUT}} \tag{2}$$

DS13116 - Rev 4 page 14/59






Figure 8. LCM operation with I_{SKIP} = 600 mA typ. at zero load. L = 15 μ H; C_{OUT} = 40 μ F







Figure 10. LCM operation over loading condition (part 2-pulse skipping)



DS13116 - Rev 4 page 15/59







Figure 11. LCM operation over loading condition (part 3-pulse skipping)





DS13116 - Rev 4 page 16/59



6.4.2 Low noise mode (LNM)

The low noise mode implements a forced PWM operation over the different loading conditions. The LNM features a constant switching frequency to minimize the noise in the final application and a constant voltage ripple at fixed VIN.

The regulator in steady loading condition operates in continuous conduction mode (CCM) over the different loading conditions.

The triangular shape current ripple (with zero average value) flowing into the output capacitor gives the output voltage ripple, that depends on the capacitor value and the equivalent resistive component (ESR). Consequently, the output capacitor has to be selected in order to have a voltage ripple compliant with the application requirements.

$$V_{OUT\,RIPPLE} = ESR \cdot \Delta I_{LMAX} + \frac{\Delta I_{LMAX}}{8 \cdot C_{OUT} \cdot f_{SW}} \tag{3}$$

Usually the resistive component of the ripple can be neglected if the selected output capacitor is a multi-layer ceramic capacitor (MLCC).




Figure 13. Low noise mode operation at zero load

DS13116 - Rev 4 page 17/59



6.4.3 Efficiency for low consumption mode and low noise mode part number

Figure 14. Light-load efficiency for low consumption mode and low noise mode - linear scale, and Figure 15. Light-load efficiency for low consumption mode and low noise mode - log scale report the efficiency measurements to highlight the gap at the light-load between LNM and LCM part numbers. The graph reports also exactly the same efficiency at the medium / high load.







Figure 15. Light-load efficiency for low consumption mode and low noise mode - log scale



DS13116 - Rev 4 page 18/59



6.4.4 Load regulation for low consumption mode and Low noise mode part number

Figure 16. Load regulation for LCM and LNM. V_{IN} = 24 V; V_{OUT} = 5 V; F_{SW} = 400 kHz - linear scale and Figure 17. Load regulation for low noise mode. V_{IN} = 24 V; V_{OUT} = 5 V; F_{SW} = 400 kHz - log scale report the load regulation to highlight the gap, given by the different regulation strategy, at the light-load between LNM and LCM part numbers. When the required I_{OUT} is higher than the threshold defined on the Section 6.4.1: Low consumption mode (LCM) the behavior of the different part number is exactly the same.







Figure 17. Load regulation for low noise mode. V_{IN} = 24 V; V_{OUT} = 5 V; F_{SW} = 400 kHz - log scale



DS13116 - Rev 4 page 19/59





6.5 Switch-over feature

The switch-over maximizes the efficiency at light load that is crucial for low consumption application.

Figure 18. Switch-over

Switch-Over No Switch-Over





In order to minimize the regulator quiescent current sink from the input voltage, the VBIAS pin can be connected to an external voltage source in the range of 3.0 V < VBIAS < VIN.

The external power supply connected to the VBIAS pin must be disabled when the voltage on the EN pin is lower than VWAKE_UP

In case the VBIAS pin is connected to the regulated output voltage (VOUT), the total current drawn from the input voltage is given by the following equation:

$$I_{QVIN} = I_{QOPVIN} + \frac{1}{\eta_{L6983}} \cdot \frac{v_{BIAS}}{v_{IN}} \cdot I_{QOPVBIAS} \tag{4}$$

6.6 Spread spectrum

The spread spectrum is selectable by connecting the RFSW resistor to VCC (please refer to Table 7. FSW selection). The internal dithering circuit changes the switching frequency in a range of \pm 5%.

$$\Delta F_{SW} = 5\% \cdot F_{SW} \tag{5}$$

The device updates the frequency every clock period by fixed steps:

- Ramps up in 63 steps from minimum to maximum FSW
- Ramps down in 63 steps from maximum to minimum FSW

The modulation shape is almost triangular with a frequency of:

$$F_{Dithering} = \frac{F_{SW}}{126} \tag{6}$$

6.7 Overvoltage protection

The overvoltage protection monitors the FB pin and enables the low-side MOSFET to discharge the output capacitor if the output voltage is 20% (typ.) over the nominal value.

This is a second level protection and it should never be triggered in normal operating conditions if the system is properly dimensioned. In other words, the selection of the external power components and the dynamic performance determined by the compensation network should guarantee an output voltage regulation within the overvoltage threshold even during the worst-case scenario in term of load transitions.

The protection is reliable and able to operate even during normal load transitions for a system whose dynamic performance is not in line with the load dynamic request. Consequently, the output voltage regulation would be affected.

The L6983 device implements a 1.5 A (I_{VY_SINK} refer to Table 6. Electrical characteristics) negative current limitation to limit the maximum reversed switch current during the overvoltage operation.

DS13116 - Rev 4 page 20/59



6.8 Overcurrent protection

The current protection circuitry features a constant current protection, so the device limits the maximum peak current (please refer to Table 6. Electrical characteristics) in overcurrent condition.

The L6983 device implements a pulse-by-pulse current sensing on both power elements (high-side and low-side switches) for effective current protection over the duty cycle range. The high-side current sensing is called "peak" the low-side sensing "valley".

The internal noise generated during the switching activity makes the current sensing circuitry ineffective for a minimum conduction time of the power element. This time is called "masking time" because the information from the analog circuitry is masked by the logic to prevent an erroneous detection of the overcurrent event. Therefore, the peak current protection is disabled for a masking time after the high-side switch is turned on. The masking time for the valley sensing is activated after the low-side switch is turned on. In other words, the peak current protection can be ineffective at extremely low duty cycles, the valley current protection at extremely high duty cycles.

The L6983 device assures an effective overcurrent protection sensing the current flowing in both power elements. In case one of the two current sensing circuitry is ineffective because of the masking time, the device is protected sensing the current on the opposite switch. Thus, the combination of the "peak" and "valley" current limits assure the effectiveness of the overcurrent protection even in extreme duty cycle conditions.

In case the current diverges because of the high-side masking time, the low-side power element is turned on until the switch current level drops below the valley current sense threshold. The low-side operation is able to prevent the high-side turn on, so the device can skip pulses decreasing the switching frequency.




Figure 19. Over current protection behavior

In worst case scenario, reported in Figure 19. Over current protection behavior of the overcurrent protection the switch current is limited to:

$$I_{MAX} = I_{VY} + \frac{v_{IN} - v_{OUT}}{L} \cdot T_{MASKHS} \tag{7}$$

Where IVY is the current threshold of the valley sensing circuitry (please refer to Table 6. Electrical characteristics) and T_{MASKHS} is the masking time of the high-side switch (75 ns typ.).

DS13116 - Rev 4 page 21/59



In most of the overcurrent conditions, the conduction time of the high-side switch is higher than the masking time and so the peak current protection limits the switch current.

$$I_{MAX} = I_{PK} \tag{8}$$

The DC current flowing in the load in overcurrent condition is:

$$I_{DCOUT} = I_{MAX} - \frac{I_{RIPPLE}(V_{OUT})}{2} = I_{MAX} - \left(\frac{V_{IN} - V_{OUT}}{2 \cdot L} \cdot T_{ON}\right) \tag{9}$$

The Figure 20. Soft-start procedure with V_{OUT} shorted to GND shows the L6983 soft-start procedure with V_{OUT} shorted to GND.




Figure 20. Soft-start procedure with V_{OUT} shorted to GND

The Figure 21. Over current procedure with persistent short circuit between V_{OUT} and GND shows the L6983 over current protection with a persistent short circuit between V_{OUT} and GND.




Figure 21. Over current procedure with persistent short circuit between V_{OUT} and GND

DS13116 - Rev 4 page 22/59



6.9 Thermal shutdown

The shutdown block disables the switching activity if the junction temperature is higher than a fixed internal threshold (T_{SHDWN} refer to Table 6. Electrical characteristics). The thermal sensing element is close to the power elements, assuring fast and accurate temperature detection. A hysteresis of approximately 30 °C prevents the device from turning ON and OFF too fast. After a thermal protection event is expired, the L6983 restarts with a new soft-start.


6.10 **Power Good**

The PGOOD pin indicates whether the output voltage is within its regulation level. The pin output is an open drain MOSFET. The PG is pulled low when:

- 1. The FB pin voltage is lower than 90% (typ.) of the nominal internal reference for more than 10 μs
- 2. The FB pin voltage is higher than 120% (typ.) of the nominal internal reference for more than 10 µs (see Section 6.7: Overvoltage protection)
- 3. During the soft-start procedure also with pre-charged VOUT
- 4. If a thermal shutdown event occurs
- 5. If a UVLO event occurs

The PG pin is VIN compatible.

Figure 22. PGOOD thresholds



DS13116 - Rev 4 page 23/59



7 Closing the loop

The following picture shows the typical compensation network required to stabilize the system.

VIN PWM control Current sense LC Resistor divider 1444 HS filter switch mm 15 Ins/gcs R1 ≤ Соит switch FB Compensation RLOAD network VREF R2 ≥ PWM comparator Error amplifier

Figure 23. Block diagram of the loop

7.1 GCO(s) control to output transfer function

The accurate control to output transfer function for a buck peak current mode converter can be written as follows:

$$G_{CO}(s) = R_{LOAD} \cdot g_{CS} \cdot \frac{1}{1 + \frac{R_{LOAD} \cdot T_{SW}}{L} \cdot [m_C \cdot (1 - D) - 0.5]} \cdot \frac{\left(1 + \frac{s}{\omega_Z}\right)}{\left(1 + \frac{s}{\omega_P}\right)} \cdot F_H\left(s\right)$$

$$\tag{10}$$

Where R_{LOAD} represents the load resistance, the g_{CS} equivalent sensing trans-conductance of the current sense circuitry, ω_P the single pole introduced by the power stage and the ω_Z zero given by the ESR of the output capacitor. $F_H(s)$ accounts the sampling effect performed by the PWM comparator on the output of the error amplifier that introduces a double pole at one half of the switching frequency.

$$\omega_Z = \frac{1}{ESR \cdot C_{OUT}} \tag{11}$$

$$\omega_P = \frac{1}{R_{LOAD} \cdot C_{OUT}} + \frac{m_C \cdot (1 - D) - 0.5}{L \cdot C_{OUT} \cdot f_{SW}}$$
(12)

where:

$$\begin{pmatrix}
m_C = 1 + \frac{S_e}{S_n} \\
S_e = I_{SLOPE} \cdot f_{SW} \\
S_n = \frac{V_{IN} - V_{OUT}}{L}
\end{pmatrix}$$
(13)

Where I_{SLOPE} is equal to 1 A.

 S_n represents the on-time slope of the sensed inductor current, S_e the on-time slope of the external ramp that implements the slope compensation to avoid sub-harmonic oscillations at duty cycle over 50%.

The sampling effect contribution F_H (s) is:

$$F_H(s) = \frac{1}{1 + \frac{s}{\omega_n \cdot Q_P} + \frac{s^2}{\omega_n^2}}$$
 (14)

DS13116 - Rev 4 page 24/59




where:

$$Q_P = \frac{1}{\pi \cdot [m_C \cdot (1-D) - 0.5]} \tag{15}$$

7.2 Error amplifier compensation network

The following figure shows the typical compensation network required to stabilize the system.

Figure 24. Trans-conductance embedded error amplifier



 R_C and C_C introduce a pole and a zero in the open loop gain. The transfer function of the error amplifier and its compensation network is:

$$A_0(s) = \frac{A_{VO} \cdot (1 + s \cdot R_C \cdot C_C)}{s^2 \cdot R_O \cdot C_O \cdot R_C \cdot C_C + s \cdot (R_O \cdot C_C + R_O \cdot C_O + R_C \cdot C_C) + 1}$$

$$\tag{16}$$

where:

$$A_{VO} = G_m \cdot R_O \tag{17}$$

The poles of this transfer function are (if $C_C >> C_O$):

$$f_{PLF} = \frac{1}{2 \cdot \pi \cdot R_O \cdot C_C} \tag{18}$$

$$f_{PHF} = \frac{1}{2 \cdot \pi \cdot R_O \cdot C_O} \tag{19}$$

Whereas the zero is defined as:

$$f_Z = \frac{1}{2 \cdot \pi \cdot R_C \cdot C_C} \tag{20}$$

7.3 Voltage divider

The contribution of a simple voltage divider is:


DS13116 - Rev 4 page 25/59



$$G_{DIV}(s) = \frac{R_2}{R_1 + R_2} \tag{21}$$

A small signal capacitor in parallel to the upper resistor (only for the adjustable part number) of the voltage divider implements a leading network ($f_{ZERO} < f_{POLE}$), sometimes necessary to improve the system phase margin:

Figure 25. Leading network example



Laplace transformer of the leading network:

$$G_{DIV}(s) = \frac{R_2}{R_1 + R_2} \cdot \frac{(1 + s \cdot R_1 \cdot C_{R1})}{\left(1 + s \cdot \frac{R_1 \cdot R_2}{R_1 + R_2} \cdot C_{R1}\right)}$$
(22)

where:

$$f_Z = \frac{1}{2 \cdot \pi \cdot R_1 \cdot C_{R1}} \tag{23}$$

$$f_P = \frac{1}{2 \cdot \pi \cdot \frac{R_1 \cdot R_2}{R_1 + R_2} \cdot C_{R1}} \tag{24}$$

$$f_Z < f_P \tag{25}$$

So closing the loop, the loop gain is:

$$G(s) = G_{DIV}(s) \cdot G_{CO}(s) \cdot A_O(s) \tag{26}$$

DS13116 - Rev 4 page 26/59




8 Application notes

8.1 Programmable power up threshold

The enable rising threshold is equal to 1.2 V typical (refer to Table 6. Electrical characteristics). The power-up threshold is adjusted according to the following equation:

$$V_{Power\,Up} = 1.2V \cdot \left(1 + \frac{R_{EN\,H}}{R_{EN\,L}}\right) \tag{27}$$

Figure 26. Leading network example




The enable falling threshold is equal to 1.0 V typical (refer to Table 6. Electrical characteristics). The turn threshold is obtained according to the following equation:

$$V_{Power Up} = 1.0V \cdot \left(1 + \frac{R_{EN H}}{R_{EN L}}\right) \tag{28}$$

8.2 External synchronization (available for low noise mode only)

The device allows a direct connection between a clock source and the EN/CLKIN pin.

Figure 27. External synchronization. Direct connection.



The device internally implements a low-pass filter connected to EN/CLKIN pin that is able to acquire the average value of the applied signal.

The device turns on when the average of the signal applied is higher than V_{EN} rising (refer to Table 6. Electrical characteristics). The device turns off when the average of the signal should be lower than V_{EN} falling (refer to Table 6. Electrical characteristics).

DS13116 - Rev 4 page 27/59



Considering, for example, a clock source with V_{PP} = 5.0 V, the minimum duty cycle to guarantee the power-up is given by:


$$Duty_{min} = \frac{V_{EN, Rising}}{V_{PP}} = 0.24 \tag{29}$$

The maximum duty cycle to guarantee the turn-off is given by:

$$Duty_{MAX,} = \frac{V_{EN, Falling}}{V_{PP}} = 0.2$$
 (30)

The device allows also the AC coupling.

Figure 28. External synchronization. AC coupling



The AC-coupling allows the device to keep the power-up and down thresholds defined by the partition connected to EN/CLKIN pin and described on Section 8.1: Programmable power up threshold.

The following table resumes the minimum pulse duration for the external signal and maximum duty cycle that allows the synchronization by keeping the selected power-up and down thresholds.

Table 8. External synchronization AC coupling suggested operation range

V _{PP} [V]	TON, MIN, EXT _{Clock} [ns]	DMAX, EXT _{Clock} [%]
2.3	60	45
3.3	20	30
5	20	20

The minimum amplitude for the external clock signal is, for both the configurations, equal to 2.3 V.

The network given by C_{EN} and R_{ENL} sets a high-pass filter. Considering a resistor in the order of 220 k Ω , a capacitor equal to 1 nF is a correct choice.

8.3 Output voltage adjustment

The error amplifier reference voltage is 0.85 V typical (refer to Table 6. Electrical characteristics). The output voltage is adjustable as per the following equation:

$$V_{OUT} = 0.85V \cdot \left(1 + \frac{R_1}{R_2}\right) \tag{31}$$

CR1 capacitor is sometimes useful to increase the small signal phase margin (please refer to the Section 7: Closing the loop).

DS13116 - Rev 4 page 28/59

 \odot GND



L6983 RPGOOD VIN O VIN PGOOD VIN BOOT VINLDO ○ VOUT I FN/CI KIN SW RFSW \leq R1 FSW **VBIAS** VOUT/FB VCC CFILT Соит Cvcc AGND PGND ≶r2 AGND E.P. PGND I

Figure 29. Application circuit

8.4 Switching frequency

GND

A resistor connected to the FSW pin features the selection of the switching frequency (refer to the Table 7. FSW selection).

Connecting the resistor between the pins R_{FSW} and VCC, the internal dithering circuit is turned on. (refer to the Section 6.6: Spread spectrum).

8.5 Design of the power components

8.5.1 Input capacitor selection

The input capacitor voltage rating must be higher than the maximum input operating voltage of the application. During the switching activity a pulsed current flows into the input capacitor and so, its RMS current capability must be selected according to the application conditions. Internal losses of the input filter depends on the ESR value so usually low ESR capacitors (such as multilayer ceramic capacitors) have higher RMS current capability. On the other hand, given the RMS current value, lower ESR input filter has lower losses and so contributes to higher conversion efficiency.

The maximum RMS input current, flowing through the capacitor, can be calculated as follows:

$$I_{RMS} = I_{OUT} \cdot \sqrt{\left(1 - \frac{D}{\eta}\right) \cdot \frac{D}{\eta}} \tag{32}$$

Where I_{OUT} is the maximum DC output current, D is the duty cycles, η is the efficiency. This function has a maximum at D = 0.5 and, considering η = 1, it is equal to $I_{OUT}/2$. In a specific application, the range of possible duty cycles has to be considered in order to find out the maximum RMS input current. The maximum and minimum duty cycles can be calculated as:

$$D_{MAX} = \frac{V_{OUT} + \Delta V_{LOWSIDE}}{V_{INmin} + \Delta V_{LOWSIDE} - \Delta V_{HIGHSIDE}}$$
 (33)

$$D_{min} = \frac{V_{OUT} + \Delta V_{LOWSIDE}}{V_{INMAX} + \Delta V_{LOWSIDE} - \Delta V_{HIGHSIDE}}$$
(34)

Where $\Delta V_{HIGHSIDE}$ and $\Delta V_{LOWSIDE}$ are the voltage drops across the embedded switches. The peak-to-peak voltage across the input filter can be calculated as the equation below:

$$V_{PP} = \frac{I_{OUT}}{C_{IN} \cdot F_{SW}} \cdot \left(1 - \frac{D}{\eta}\right) \cdot \frac{D}{\eta} + ESR \cdot \left(I_{OUT} + \Delta I_L\right)$$
 (35)

In case of negligible ESR (MLCC capacitor), the equation of CIN as a function of the target VPP can be written as follows:

$$C_{IN} = \frac{I_{OUT}}{V_{PP} \cdot F_{SW}} \cdot \left(1 - \frac{D}{\eta}\right) \cdot \frac{D}{\eta} \tag{36}$$

Considering $\eta = 1$ this function has its maximum in D = 0.5:

$$C_{INmin} = \frac{I_{OUT}}{4 \cdot V_{PPMAX} \cdot F_{SW}} \tag{37}$$

DS13116 - Rev 4 page 29/59



Typically, CIN is dimensioned to keep the maximum peak-peak voltage across the input filter in the order of 5% V_{INMAX} .

In the following table, some suitable capacitor part numbers are listed.

Table 9. Capacitor part numbers

Manufacturer	Series	Size	Cap value (μF)	Rated voltage (V)
TDK	CGA5L3X5R1H106K160AB	1206	10	50
	C3216X5R1H106K160AB	1206	10	50
Murata	GRT31CR61H106KE01	1206	10	50

8.5.2 Inductor selection

The inductor current ripple flowing into the output capacitor determines the output voltage ripple. Usually the inductor value is selected in order to keep the current ripple lower than 20% - 40% of the output current over the input voltage range. The inductance value can be calculated by the following equation:

$$\Delta I_L = \frac{V_{IN} - V_{OUT}}{L} \cdot T_{ON} = \frac{V_{OUT}}{L} \cdot T_{OFF}$$
(38)

Where T_{ON} and T_{OFF} are the on and off time of the internal power switch. The maximum current ripple, at fixed V_{OUT} , is obtained at maximum T_{OFF} that is at minimum duty cycle. So fixing ΔI_L = 20% to 40% of the maximum output current, the minimum inductance value can be calculated:

$$L_{min} = \frac{V_{OUT}}{\Delta IL_{MAX}} \cdot \frac{1 - D_{min}}{F_{SW}} \tag{39}$$

For those applications requiring higher inductor value for minimized current ripple, pay attention the maximum value must prevent the sub-harmonic instability given the designed internal slope compensation. As a consequence the inductor value must satisfy the quality factor range:

$$0.4 \le Q_P \le 1.33 \tag{40}$$

Where QP has been defined in Section 7.1: GCO(s) control to output transfer function.

The peak current through the inductor is given by:

$$I_{L,PK} = I_{OUT} + \frac{\Delta I_L}{2} \tag{41}$$

So if the inductor value decreases, the peak current (that has to be lower than the current limit of the device) increases. The higher is the inductor value, the higher is the average output current that can be delivered, without reaching the current limit.

8.5.3 Output capacitor selection

The triangular shape current ripple (with zero average value) flowing into the output capacitor gives the output voltage ripple, that depends on the capacitor value and the equivalent resistive component (ESR). Therefore, the output capacitor has to be selected in order to have a voltage ripple compliant with the application requirements.

The voltage ripple equation can be calculated as:

$$\Delta V_{OUT} = ESR \cdot \Delta I_{L, MAX} + \frac{\Delta I_{L, MAX}}{8 \cdot C_{OUT} \cdot F_{SW}}$$
(42)

For a ceramic (MLCC) capacitor, the capacitive component of the ripple dominates the resistive one. While for an electrolytic capacitor the opposite is true. Neglecting the ESR contribution the minimum value of the output capacitor is given by:

$$C_{OUT, min, RIPPLE} = \frac{\Delta I_{L, MAX}}{8 \cdot \Delta V_{OUT} \cdot F_{SW}} \tag{43}$$

As the compensation network is internal, the output capacitor should be selected in order to have a proper phase margin and then a stable control loop. A good rule to obtain a proper dimensioning for the minimum amount of the output capacitor is set the target system bandwidth equal to $F_{SW}/8$. The following equation keep into account the precedent consideration:

DS13116 - Rev 4 page 30/59



$$C_{OUT,BW,min} = \frac{8.04}{\frac{F_{SW}}{8} \cdot V_{OUT}} \tag{44}$$

The maximum amount of the output capacitor is given by:

$$C_{OUT,BW,MAX} = \frac{0.960 \cdot 10^{-3}}{V_{OUT}} \tag{45}$$

DS13116 - Rev 4 page 31/59



9 Application board

The figure below shows the reference evaluation board schematic:




Figure 30. Evaluation board schematic

The additional input filter (C14, L3, C13, L2, C12, and C15) limits the conducted emission on the power supply.

DS13116 - Rev 4 page 32/59



Table 10. Bill of material

Reference	Part number	Description	Manufacturer
C1	CGA5L3X5R1H106K160AB	10 μF 50 V	TDK
C2A, C2B, C16	CGA4J3X7R1H105K125AB	1 μF 50 V	TDK
C3-C4	GCM31CR71C106KA64L	10 μF 16 V	MURATA
C5	CGA6P1X7R1C226M250AC	22 μF 16 V	TDK
C6	CGA3E2X7R1H104K080AA	100 nF 50 V	TDK
C7	C2012X8R1C105K125AB	1 µF 16V	TDK
C8, C9, C11, C17		NOT MOUNTED	
C12-C13-C14	GRM31CR71H475KA12L	4.7 μF 50 V	Murata
C15	EEHZA1H101P	100 μF, 50 V	Panasonic
L1B		NOT MOUNTED	
L1A	XAL6060-472ME	4.7 µH	Coilcraft
L2	XAL4030-472ME	4.7 µH	Coilcraft
L3	MPZ2012S221A	220 Ω 100 MHz	TDK
R1		10 k 1%	any
R2		NOT MOUNTED	
R3		400 k 1%	any
R4		82 k 1%	any
R5		0	any
R6		NOT MOUNTED	
R7		1 M 1%	any
R8		10 k 1%	any
R9		NOT MOUNTED	
R11		NOT MOUNTED	
R12		0	any
R13		0.1 k 1%	any
J2			
U1	L6983CQTR		ST Microelectronics

DS13116 - Rev 4 page 33/59

Figure 31. Top layer





Figure 32. Bottom layer



DS13116 - Rev 4 page 34/59



10 Efficiency curves

The following three figures show the efficiency and power losses acquired on the standard evaluation board of the device, STEVAL-ISA208V1, selecting the following output filter:

- C_{OUT}:
 - 1 x CGA6P1X7R1C226M250AC 22 μF 16 V (TDK);
 - 2 x CGA5L3X5R1H106K160AB 10 μ F 50 V (TDK).
- Inductor:
 - XAL6060-153ME (Coilcraft)

Figure 33. Efficiency V_{IN} = 24 V; V_{OUT} = 5 V; F_{SW} = 0.4 MHZ






Figure 34. Efficiency V_{IN} = 24 V; V_{OUT} = 5 V; F_{SW} = 0.4 MHZ (log scale)



DS13116 - Rev 4 page 35/59




Figure 35. Power losses V_{IN} = 24 V; V_{OUT} = 5 V; F_{SW} = 0.4 MHZ



The following three figures show the efficiency and power losses acquired on the standard evaluation board of the device, STEVAL-ISA208V1, selecting the following output filter:

- C_{OUT}:
 - 1 x CGA6P1X7R1C226M250AC 22 μF 16 V (TDK);
 - 2 x CGA5L3X5R1H106K160AB 10 μ F 50 V (TDK).
- · Inductor:
 - XAL6060-153ME (Coilcraft).

Figure 36. Efficiency V_{IN} = 12 V; V_{OUT} = 5 V; F_{SW} = 0.4 MHZ



DS13116 - Rev 4 page 36/59







Figure 37. Efficiency V_{IN} = 12 V; V_{OUT} = 5 V; F_{SW} = 0.4 MHZ (log scale)

Figure 38. Power losses V_{IN} = 12 V; V_{OUT} = 5 V; F_{SW} = 0.4 MHZ



- C_{OUT}:
 - 2 x CGA6P1X7R1C226M250AC 22 μF 16 V (TDK);
 - 2 x CGA5L3X5R1H106K160AB 10 μF 50 V (TDK).
- Inductor:
 - XAL6060-822ME (Coilcraft).

DS13116 - Rev 4 page 37/59






Figure 40. Efficiency V_{IN} = 24 V; V_{OUT} = 3.3 V; F_{SW} = 0.4 MHZ (log scale)





Figure 41. Power losses V_{IN} = 24 V; V_{OUT} = 3.3 V; F_{SW} = 0.4 MHZ



DS13116 - Rev 4 page 38/59



- C_{OUT}:
 - 2 x CGA6P1X7R1C226M250AC 22 μF 16 V (TDK);
 - 2 x CGA5L3X5R1H106K160AB 10 μF 50 V (TDK).
- Inductor:

_

XAL6060-822ME (Coilcraft)

Figure 42. Efficiency V_{IN} = 12 V; V_{OUT} = 3.3 V; F_{SW} = 0.4 MHZ






Figure 43. Efficiency V_{IN} = 12 V; V_{OUT} = 3.3 V; F_{SW} = 0.4 MHZ (log scale)



DS13116 - Rev 4 page 39/59







- C_{OUT}:
 - 1 x CGA6P1X7R1C226M250AC 22 μ F 16 V (TDK);
 - 1 x CGA5L3X5R1H106K160AB 10 μF 50 V (TDK).
- · Inductor:
 - XAL6060-472ME (Coilcraft).

DS13116 - Rev 4 page 40/59

Figure 45. Efficiency V_{IN} = 24 V; V_{OUT} = 3.3 V; F_{SW} = 1.0 MHZ




Figure 46. Efficiency V_{IN} = 24 V; V_{OUT} = 3.3 V; F_{SW} = 1.0 MHZ (log scale)





Figure 47. Power losses V_{IN} = 24 V; V_{OUT} = 3.3 V; F_{SW} = 1.0 MHZ




DS13116 - Rev 4 page 41/59



- C_{OUT}:
 - 1 x CGA6P1X7R1C226M250AC 22 μF 16 V (TDK);
 - 1 x CGA5L3X5R1H106K160AB 10 μF 50 V (TDK).
- Inductor:
 - XAL6060-472ME (Coilcraft).

DS13116 - Rev 4 page 42/59








Figure 49. Efficiency V_{IN} = 12 V; V_{OUT} = 3.3 V; F_{SW} = 1.0 MHZ (log scale)





Figure 50. Power losses V_{IN} = 12 V; V_{OUT} = 3.3 V; F_{SW} = 1.0 MHZ



DS13116 - Rev 4 page 43/59



- C_{OUT}:
 - 1 x CGA6P1X7R1C226M250AC 22 μF 16V (TDK);
 - 2 x CGA5L3X5R1H106K160AB 10 μF 50V (TDK).
- Inductor:
 - XAL6060-472ME (Coilcraft).

Figure 51. . Efficiency V_{IN} = 24 V; V_{OUT} = 5 V; F_{SW} = 1.0 MHZ




Figure 52. Efficiency V_{IN} = 24 V; V_{OUT} = 5.0 V; F_{SW} = 1.0 MHZ (log scale)





Figure 53. Power losses V_{IN} = 24 V; V_{OUT} = 5.0 V; F_{SW} = 1.0 MHZ


DS13116 - Rev 4 page 44/59





- C_{OUT}:
 - 1 x CGA6P1X7R1C226M250AC 22 μF 16 V (TDK);
 - 1 x CGA5L3X5R1H106K160AB 10 μF 50 V (TDK).
- Inductor:
 - XAL6060-472ME (Coilcraft).

Figure 54. Efficiency V_{IN} = 12 V; V_{OUT} = 5.0 V; F_{SW} = 1.0 MHZ



DS13116 - Rev 4 page 45/59









Figure 56. Power losses V_{IN} = 12 V; V_{OUT} = 5.0 V; F_{SW} = 1.0 MHZ



DS13116 - Rev 4 page 46/59



11 Thermal dissipation

The thermal design is important in order to prevents thermal shutdown of the device if junction temperature goes above 165 °C. The three different sources of losses within the device are:

1. Conduction losses due to the on-resistance of high-side switch (R_{DSON_HS}) and low-side switch (R_{DSON_LS}); these are equal to:

$$P_{COND} = R_{DSON \ HS} \cdot I_{OUT}^2 \cdot D + R_{DSON \ LS} \cdot I_{OUT}^2 \cdot (1 - D)$$

$$\tag{46}$$

where D is the duty cycle of the selected application and is given by the following formula:

$$D = \frac{V_{OUT} + (R_{DSON_LS} + DCRI) \cdot I_{OUT}}{V_{IN} - (R_{DSONHS} - R_{DSON_LS}) \cdot I_{OUT}}$$

$$\tag{47}$$

In order to obtain a more accurate extimation it is necessary to keep into account that the amount of resistance of the internal power MOSFET increases together with the temperature. For this reason, the value of R_{DSONLS} , should be increased from the typical of a factor equal to 15%.

1. Switching losses due to high-side power MOSFET turn-ON and OFF; these can be calculated as per below:

$$P_{SW} = V_{IN} \cdot I_{OUT} \cdot \frac{(T_{RISE} + T_{FALL})}{2} F_{SW} = V_{IN} \cdot I_{OUT} \cdot T_{SW} \cdot F_{SW}$$

$$\tag{48}$$

where T_{RISE} and T_{FALL} are the overlap times of the voltage across the high side power switch (VDS) and the current flowing into it during turn-ON and turn-OFF phases, as shown in Figure 57. Switching losses.

T_{SW} is the equivalent switching time. For this device the typical value for the equivalent switching time is 20 ns.

1. Quiescent current losses, calculated as the equation below:

$$P_0 = V_{IN} \cdot I_{O,MAX} \tag{49}$$

where I_Q is the quiescent current and depends on the V_{BIAS} connections. If V_{BIAS} is connected to GND, the maximum is equal to 3 mA. Otherwise if V_{BIAS} is connected to V_{OUT} the quiescent current is given by:

$$I_{Q,MAX} = 0.8 \left[mA \right] + \frac{1}{\eta_{L6983}} \cdot \frac{V_{BIAS}}{V_{IN}} \cdot 2.3 \left[mA \right]$$
 (50)

The power losses are given by:

$$P_{LOSS} = P_{COND} + P_{SW} + P_O (51)$$

The junction temperature T_J can be calculated as:


$$T_I = T_A + R_{thIA} \cdot P_{LOSS} \tag{52}$$

where T_A is the ambient temperature. R_{thJA} is the equivalent thermal resistance junction to ambient of the device; it can be calculated as the parallel of many paths of heat conduction from the junctions to the ambient. For this device the path through the exposed pad is the one conducting the largest amount of heat. The R_{thJA} measured on the demonstration board described in the following section is about 30 °C/W.

DS13116 - Rev 4 page 47/59







It is also possible to estimate the junction temperature directly from the efficiency measures acquired on a stationary application condition.

Considering that the power losses are given by:

$$P_{LOSS} = P_{IN} - P_{OUT} \tag{53}$$

Neglecting the AC losses of the selected inductor, the power losses related to the L6983 are given by:

$$P_{LOSS\,L6983} = V_{IN} \cdot I_{IN} - V_{OUT} \cdot I_{OUT} - DCRl \cdot I_{OUT}^2$$

$$\tag{54}$$

Therefore, the junction temperature T_J can be calculated as:

$$T_J = T_A + R_{thJA} \cdot P_{LOSS, L6983} \tag{55}$$

DS13116 - Rev 4 page 48/59



12 Package information


In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: www.st.com. ECOPACK is an ST trademark.


DS13116 - Rev 4 page 49/59



12.1 QFN16 (3x3 mm) package information

Figure 58. QFN16 (3x3 mm) package outline






DS13116 - Rev 4 page 50/59

Table 11. QFN16 (3x3 mm) mechanical data

Dim.	mm		
DIM.	Min.	Тур.	Max.
А	0.7	0.75	0.8
A1	0	0.02	0.05
A3	0.203 Ref.		
b	0.18	0.25	0.3
D	3.00 BSC		
E	3.00 BSC		
е	0.50 BSC		
D2	0.43	0.48	0.53
E2	0.81	0.86	0.91
L	0.35	0.4	0.45
K	0.84		
K1	0.5		
K2	0.86		
N		16	
ND		4	
NE		4	
aaa	0.05		
bbb	0.1		
ccc	0.05		
ddd	0.05		
eee	0.05		

Figure 59. QFN16 (3x3 mm) recommended footprint



DS13116 - Rev 4 page 51/59



13 Ordering information

Table 12. Order codes

Part numbers	Output voltage	Light load behavior	Package	Packaging
L6983CQTR	Adj.	LCM (Low Consumption Mode) LNM (Low Noise Mode)		
L6983C50QTR	5 V			
L6983C33QTR	3.3 V		QFN16	Tana and roal
L6983NQTR	Adj.		QFINIO	Tape and reel
L6983N50QTR	5 V			
L6983N33QTR	3.3 V			

DS13116 - Rev 4 page 52/59



Revision history

Table 13. Document revision history

Date	Revision	Changes
29-Oct-2019	1	Initial release.
20-Apr-2020	2	Updated: Feature on the cover page, RDSON_LS value in Table 6. Electrical characteristics, Section 8.5.2 Inductor selection, Figure 30. Evaluation board schematic and Table 10. Bill of material.
19-Dec-2022	3	Updated Figure 4 and Figure 5.
11-Jun-2024	4	Updated Figure 59.

DS13116 - Rev 4 page 53/59



Contents

1	Diag	ram				
2	Pin c	configuration				
3	Туріс	pical application circuit				
4 Absolute maximum ratings			7			
	4.1	ESD p	rotection	7		
	4.2	Therm	al characteristics	7		
5	Elect	trical cl	haracteristics	8		
	5.1	Freque	ency selection table	10		
6	Fund	ctional	description	11		
	6.1	Enable	e	11		
	6.2	Soft-st	art	12		
	6.3	Under	voltage lockout	13		
	6.4	Light-le	oad operation	14		
		6.4.1	Low consumption mode (LCM)	14		
		6.4.2	Low noise mode (LNM)	17		
		6.4.3	Efficiency for low consumption mode and low noise mode part number	18		
		6.4.4	Load regulation for low consumption mode and Low noise mode part number	19		
	6.5	Switch	ı-over feature	20		
	6.6	Spread	d spectrum	20		
	6.7	Overvo	oltage protection	20		
	6.8	Overcu	urrent protection	21		
	6.9	Therm	al shutdown	23		
	6.10	Power	Good	23		
7	Clos	ing the	loop	24		
	7.1	GCO(s	s) control to output transfer function	24		
	7.2	Error a	amplifier compensation network	25		
	7.3	Voltage	e divider	25		
8	Appl	ication	notes	27		
	8.1	Progra	ammable power up threshold	27		
	8.2	Extern	al synchronization (available for low noise mode only)	27		
	8.3	Output	t voltage adjustment	28		
	8.4	Switch	ning frequency	29		
	8.5	Desigr	n of the power components	29		
		8.5.1	Input capacitor selection	29		



	8.5.2	Inductor selection	30
	8.5.3	Output capacitor selection	30
9	Application	board	32
10	Efficiency c	curves	35
11		ssipation	
12	Package inf	formation	49
	12.1 QFN16	6 (3x3 mm) package information	50
13	Ordering in	formation	52
Rev	rision history	,	53



List of tables

Table 1.	Pin description	4
Table 2.	Typical application component	6
Table 3.	Absolute maximum ratings	7
Table 4.	ESD performance	7
Table 5.	Thermal data	7
Table 6.	Electrical characteristics	8
Table 7.	FSW selection	(
Table 8.	External synchronization AC coupling suggested operation range	
Table 9.	Capacitor part numbers	
Table 10.	Bill of material	1
	QFN16 (3x3 mm) mechanical data	
Table 12.	Order codes	52
Table 13.	Document revision history	<u>.</u>



List of figures

Figure 1.	Block diagram	
Figure 2.	Pin connection (top through view)	
Figure 3.	Basic application (adjustable version)	
Figure 4.	Power-up/down behavior	
Figure 5.	Soft-start procedure	
Figure 6.	Soft-start phase with I _{OUT} = 2.5 A	
Figure 7.	Light load operation	
Figure 8.	LCM operation with I_{SKIP} = 600 mA typ. at zero load. L = 15 μ H; C_{OUT} = 40 μ F	
Figure 9.	LCM operation over loading condition (part 1-pulse skipping)	
Figure 10.	LCM operation over loading condition (part 2-pulse skipping)	
Figure 11.	LCM operation over loading condition (part 3-pulse skipping)	
Figure 12.	LCM operation over loading condition (part 4-CCM)	
Figure 13.	Low noise mode operation at zero load	
Figure 14.	Light-load efficiency for low consumption mode and low noise mode - linear scale	
Figure 15.	Light-load efficiency for low consumption mode and low noise mode - log scale	
Figure 16.	Load regulation for LCM and LNM. V _{IN} = 24 V; V _{OUT} = 5 V; F _{SW} = 400 kHz - linear scale	
Figure 17.	Load regulation for low noise mode. V_{IN} = 24 V; V_{OUT} = 5 V; F_{SW} = 400 kHz - log scale	
Figure 18.	Switch-over	20
Figure 19.	Over current protection behavior	
Figure 20.	Soft-start procedure with V _{OUT} shorted to GND	
Figure 21.	Over current procedure with persistent short circuit between V _{OUT} and GND	22
Figure 22.	PGOOD thresholds	23
Figure 23.	Block diagram of the loop	24
Figure 24.	Trans-conductance embedded error amplifier	25
Figure 25.	Leading network example	26
Figure 26.	Leading network example	
Figure 27.	External synchronization. Direct connection	
Figure 28.	External synchronization. AC coupling	
Figure 29.	Application circuit	
Figure 30.	Evaluation board schematic	
Figure 31.	Top layer	
Figure 32.	Bottom layer	
Figure 33.	Efficiency V _{IN} = 24 V; V _{OUT} = 5 V; F _{SW} = 0.4 MHZ	
Figure 34.	Efficiency V _{IN} = 24 V; V _{OUT} = 5 V; F _{SW} = 0.4 MHZ (log scale)	
Figure 35.	Power losses V _{IN} = 24 V; V _{OUT} = 5 V; F _{SW} = 0.4 MHZ	
Figure 36.	Efficiency V _{IN} = 12 V; V _{OUT} = 5 V; F _{SW} = 0.4 MHZ	36
Figure 37.	Efficiency V _{IN} = 12 V; V _{OUT} = 5 V; F _{SW} = 0.4 MHZ (log scale)	37
Figure 38.	Power losses V _{IN} = 12 V; V _{OUT} = 5 V; F _{SW} = 0.4 MHZ	37
Figure 39.	Efficiency V _{IN} = 24 V; V _{OUT} = 3.3 V; F _{SW} = 0.4 MHZ	38
Figure 40.	Efficiency V _{IN} = 24 V; V _{OUT} = 3.3 V; F _{SW} = 0.4 MHZ (log scale)	38
Figure 41.	Power losses V _{IN} = 24 V; V _{OUT} = 3.3 V; F _{SW} = 0.4 MHZ	
Figure 42.	Efficiency V _{IN} = 12 V; V _{OUT} = 3.3 V; F _{SW} = 0.4 MHZ	
Figure 43.	Efficiency V _{IN} = 12 V; V _{OUT} = 3.3 V; F _{SW} = 0.4 MHZ (log scale)	
Figure 44.	Power losses $V_{IN} = 12 \text{ V}$; $V_{OUT} = 3.3 \text{ V}$; $F_{SW} = 0.4 \text{ MHZ}$	
Figure 45.	Efficiency V _{IN} = 24 V; V _{OUT} = 3.3 V; F _{SW} = 1.0 MHZ	
_		
Figure 46.	Efficiency V _{IN} = 24 V; V _{OUT} = 3.3 V; F _{SW} = 1.0 MHZ (log scale)	
Figure 47.	Power losses V _{IN} = 24 V; V _{OUT} = 3.3 V; F _{SW} = 1.0 MHZ	
Figure 48.	Efficiency V _{IN} = 12 V; V _{OUT} = 3.3 V; F _{SW} = 1.0 MHZ	
Figure 49.	Efficiency V_{IN} = 12 V; V_{OUT} = 3.3 V; F_{SW} = 1.0 MHZ (log scale)	
Figure 50.	Power losses V _{IN} = 12 V; V _{OUT} = 3.3 V; F _{SW} = 1.0 MHZ	43

DS13116 - Rev 4 page 57/59

L6983

List of figures



Figure 51.	. Efficiency V _{IN} = 24 V; V _{OUT} = 5 V; F _{SW} = 1.0 MHZ	44
Figure 52.	Efficiency V _{IN} = 24 V; V _{OUT} = 5.0 V; F _{SW} = 1.0 MHZ (log scale)	44
Figure 53.	Power losses V _{IN} = 24 V; V _{OUT} = 5.0 V; F _{SW} = 1.0 MHZ	44
Figure 54.	Efficiency V _{IN} = 12 V; V _{OUT} = 5.0 V; F _{SW} = 1.0 MHZ	45
Figure 55.	Efficiency V _{IN} = 12 V; V _{OUT} = 5.0 V; F _{SW} = 1.0 MHZ (log scale)	46
Figure 56.	Power losses V _{IN} = 12 V; V _{OUT} = 5.0 V; F _{SW} = 1.0 MHZ	46
Figure 57.	Switching losses	48
Figure 58.	QFN16 (3x3 mm) package outline	50
Figure 59.	QFN16 (3x3 mm) recommended footprint	51

DS13116 - Rev 4 page 58/59



IMPORTANT NOTICE - READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgment.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2024 STMicroelectronics – All rights reserved

DS13116 - Rev 4 page 59/59