

# Low Skew, 1-TO-2 LVCMOS / LVTTL FANOUT BUFFER W/ COMPLEMENTARY OUTPUT

### GENERAL DESCRIPTION




The ICS8302I-01 is a low skew, 1-to-2 LVCMOS/LVTTL Fanout Buffer w/Complementary Output and a member of the HiPerClockS™family of High Performance Clock Solutions from ICS. The ICS8302I-01

has a single ended clock input. The single ended clock input accepts LVCMOS or LVTTL input levels. The ICS8302I-01 is characterized at full 3.3V for input  $V_{\rm DD}$ , and mixed 3.3V and 2.5V for output operating supply modes ( $V_{\rm DDO}$ ). Guaranteed output and part-to-part skew characteristics make the ICS8302I-01 ideal for clock distribution applications demanding well defined performance and repeatability.


#### **F**EATURES

- Complementary LVCMOS / LVTTL output
- LVCMOS / LVTTL clock input accepts LVCMOS or LVTTL input levels
- Maximum output frequency: 250MHz
- Output skew: 165ps (maximum)
- Part-to-part skew: 800ps (maximum)
- Small 8 lead SOIC package saves board space
- Full 3.3V or 3.3V core/2.5V output supply modes
- -40°C to 85°C ambient operating temperature
- Available in both standard and lead-free compliant packages

### **BLOCK DIAGRAM**



### PIN ASSIGNMENT



ICS8302I-01 8-Lead SOIC

3.8mm x 4.8mm, x 1.47mm package body

M Package

Top View

# ICS8302I-01 Low Skew, 1-to-2 LVCMOS / LVTTL FANOUT BUFFER W/ COMPLEMENTARY OUTPUT

TABLE 1. PIN DESCRIPTIONS

Number	Name	Туре		Description
1, 6	$V_{\scriptscriptstyle DDO}$	Power		Output supply pins.
2	$V_{_{ m DD}}$	Power		Power supply pin.
3	CLK	Input	Pulldown	LVCMOS / LVTTL clock input.
4,7	GND	Power		Power supply ground.
5	nQ	Output		Complementary clock output. LVCMOS / LVTTL interface levels.
8	Q	Output		Clock output. LVCMOS / LVTTL interface levels.

NOTE: Pulldown refer to internal input resistors. See Table 2, Pin Characteristics, for typical values.

TABLE 2. PIN CHARACTERISTICS

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
C <sub>IN</sub>	Input Capacitance			4		pF
C <sub>PD</sub>	Power Dissipation Capacitance (per output)	$V_{DD}, V_{DDO} = 3.465V$		22		pF
		$V_{DD} = 3.465V, V_{DDO} = 2.625V$		16		pF
R <sub>PULLDOWN</sub>	Input Pulldown Resistor			51		kΩ
R <sub>OUT</sub>	Output Impedance		5	7	12	Ω



# LOW SKEW, 1-TO-2 LVCMOS / LVTTL FANOUT BUFFER W/ COMPLEMENTARY OUTPUT

#### ABSOLUTE MAXIMUM RATINGS

Supply Voltage, V<sub>DD</sub> 4.6V

Inputs,  $V_I$  -0.5 V to  $V_{DD}$  + 0.5 V

Outputs,  $V_{O}$  -0.5V to  $V_{DDO} + 0.5V$ 

Package Thermal Impedance, θ<sub>IA</sub> 112.7°C/W (0 lfpm)

Storage Temperature,  $T_{STG}$  -65°C to 150°C

NOTE: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics* or *AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Table 3A. Power Supply DC Characteristics,  $V_{DD} = 3.3V \pm 5\%$ ,  $V_{DDO} = 3.3V \pm 5\%$  or  $2.5V \pm 5\%$ , Ta = -40°C to  $85^{\circ}$ C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>DD</sub>	Power Supply Voltage		3.135	3.3	3.465	V
V <sub>DDO</sub>	Output Power Supply Voltage		3.135	3.3	3.465	V
			2.375	2.5	2.625	V
I <sub>DD</sub>	Power Supply Current				13	mA
I <sub>DDO</sub>	Output Supply Current				4	mA

 $\textbf{TABLE 3B. LVCMOS / LVTTL DC CHARACTERISTICS, V}_{DD} = 3.3V \pm 5\%, V_{DDO} = 3.3V \pm 5\% \text{ or } 2.5V \pm 5\%, TA = -40^{\circ}\text{C to } 85^{\circ}\text{C}$ 

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
V <sub>IH</sub>	Input High Voltage			2		V <sub>DD</sub> + 0.3	V
V <sub>IL</sub>	Input Low Voltage			-0.3		0.8	V
I <sub>IH</sub>	Input High Current CLK		$V_{DD} = V_{IN} = 3.465V$			150	μΑ
I	Input Low Current	CLK	$V_{DD} = 3.465V, V_{IN} = 0V$	-5			μΑ
	Output High Voltage		$V_{DDO} = 3.465, 50\Omega \text{ to } V_{DDO}/2$	2.6			V
\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \			$V_{DDO} = 3.465, I_{OH} = -100 \mu A$	2.9			V
V <sub>OH</sub>			$V_{DDO} = 2.625, 50\Omega \text{ to } V_{DDO}/2$	1.8			V
			$V_{DDO} = 2.625, I_{OH} = -100 \mu A$	2.2			V
	Output Low Voltage		$V_{DDO} = 3.465, 50\Omega \text{ to } V_{DDO}/2$			0.5	V
V <sub>OL</sub>			$V_{DDO} = 3.465, I_{OL} = 100 \mu A$			0.2	V
			$V_{DDO} = 2.625$ , $50\Omega$ to $V_{DDO}/2$			0.5	V
			$V_{DDO} = 2.625, I_{OL} = 100 \mu A$			0.2	V

# Low Skew, 1-TO-2 LVCMOS / LVTTL FANOUT BUFFER W/ COMPLEMENTARY OUTPUT

**Table 4A. AC Characteristics,**  $V_{DD} = V_{DDO} = 3.3V \pm 5\%$ ,  $T_A = -40$ °C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
f <sub>MAX</sub>	Output Frequency				250	MHz
tp <sub>LH</sub>	Propagation Delay, Low-to-High; NOTE 1		1.8		2.7	ns
tsk(o)	Output Skew; NOTE 2, 4				165	ps
tsk(pp)	Part-to-Part Skew; NOTE 3, 4				800	ps
t <sub>R</sub> / t <sub>F</sub>	Output Rise/Fall Time	20% to 80%	300		800	ps
odc	Output Duty Cycle	<i>f</i> ≤ 133MHz	45		55	%
	Output Duty Cycle	133MHz < <i>f</i> ≤ 250MHz	40		60	%

NOTE 1: Measured from  $V_{DD}/2$  of the input to  $V_{DDO}/2$  of the output. NOTE 2: Defined as skew between outputs at the same supply voltage and with equal load conditions.

Measured at V<sub>DDO</sub>/2.

NOTE 3: Defined as skew between outputs on different devices operating at the same supply voltages and with equal load conditions. Using the same type of inputs on each device, the outputs are measured at  $V_{DDO}/2$ .

NOTE 4: This parameter is defined in accordance with JEDEC Standard 65.

Table 4B. AC Characteristics,  $V_{DD} = 3.3V \pm 5\%$ ,  $V_{DDO} = 2.5V \pm 5\%$ , Ta = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
f <sub>MAX</sub>	Output Frequency				250	MHz
tp <sub>LH</sub>	Propagation Delay, Low-to-High; NOTE 1		1.9		2.9	ns
tsk(o)	Output Skew; NOTE 2, 4				250	ps
tsk(pp)	Part-to-Part Skew; NOTE 3, 4				900	ps
$t_R/t_F$	Output Rise/Fall Time	20% to 80%	100		850	ps
odc	Outrout Duty Ovala	<i>f</i> ≤ 133MHz	45		55	%
	Output Duty Cycle	133MHz < <i>f</i> ≤ 250MHz	40		60	%

NOTE 1: Measured from  $V_{DD}/2$  of the input to  $V_{DDO}/2$  of the output.

NOTE 2: Defined as skew between outputs at the same supply voltage and with equal load conditions.


Measured at V<sub>DDO</sub>/2.


NOTE 3: Defined as skew between outputs on different devices operating at the same supply voltages and with equal load conditions. Using the same type of inputs on each device, the outputs are measured at  $V_{DDO}/2$ .

NOTE 4: This parameter is defined in accordance with JEDEC Standard 65.




# PARAMETER MEASUREMENT INFORMATION







#### 3.3V CORE/3.3V OUTPUT LOAD AC TEST CIRCUIT




#### 3.3V/2.5V OUTPUT LOAD AC TEST CIRCUIT




#### PROPAGATION DELAY



**OUTPUT SKEW** 



#### PART-TO-PART SKEW



OUTPUT DUTY CYCLE/PULSE WIDTH/PERIOD

#### OUTPUT RISE/FALL TIME

# LOW SKEW, 1-TO-2 LVCMOS / LVTTL FANOUT BUFFER W/ COMPLEMENTARY OUTPUT

# RELIABILITY INFORMATION

Table 5.  $\theta_{\text{JA}} \text{vs. Air Flow Table for 8 Lead SOIC}$ 

### $\theta_{JA}$ by Velocity (Linear Feet per Minute)

200 500 Single-Layer PCB, JEDEC Standard Test Boards 153.3°C/W 128.5°C/W 115.5°C/W 112.7°C/W Multi-Layer PCB, JEDEC Standard Test Boards 103.3°C/W 97.1°C/W

NOTE: Most modern PCB designs use multi-layered boards. The data in the second row pertains to most designs.

#### TRANSISTOR COUNT

The transistor count for ICS8302I-01 is: 322



#### PACKAGE OUTLINE - SUFFIX M FOR 8 LEAD SOIC




TABLE 6. PACKAGE DIMENSIONS

SYMBOL	Millin	neters	
STWIBOL	MINIMUN	MAXIMUM	
N	8		
A	1.35	1.75	
A1	0.10	0.25	
В	0.33	0.51	
С	0.19	0.25	
D	4.80	5.00	
E	3.80	4.00	
е	1.27 [	BASIC	
Н	5.80	6.20	
h	0.25	0.50	
L	0.40	1.27	
α	0°	8°	

Reference Document: JEDEC Publication 95, MS-012



# LOW SKEW, 1-TO-2 LVCMOS / LVTTL FANOUT BUFFER W/ COMPLEMENTARY OUTPUT

#### TABLE 7. ORDERING INFORMATION

Part/Order Number	Marking	Package	Package Shipping Packaging	
ICS8302AMI-01	302AI01	8 lead SOIC	tube	-40°C to 85°C
ICS8302AMI-01T	302AI01	8 lead SOIC	2500 tape & reel	-40°C to 85°C
ICS8302AMI-01LF	302AI01L	8 lead "Lead-Free" SOIC	tube	-40°C to 85°C
ICS8302AMI-01LFT	302Al01L	8 lead "Lead-Free" SOIC	2500 tape & reel	-40°C to 85°C

NOTE: Parts that are ordered with an "LF" suffix to the part number are the Pb-Free configuration and are RoHS compliant.

The aforementioned trademark, HiPerClockS is a trademark of Integrated Circuit Systems, Inc. or its subsidiaries in the United States and/or other countries.

While the information presented herein has been checked for both accuracy and reliability, Integrated Circuit Systems, Incorporated (ICS) assumes no responsibility for either its use or for infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal commercial and industrial applications. Any other applications such as those requiring high reliability or other extraordinary environmental requirements are not recommended without additional processing by ICS. ICS reserves the right to change any circuitry or specifications without notice. ICS does not authorize or warrant any ICS product for use in life support devices or critical medical instruments.