System Reset (Built-in Watch Dog Timer)

Monolithic IC MM1099

Outline

The function of this IC series MM1099 is to accurately reset systems, a generating reset signal at the time of instantaneous supply voltage off or lowering in varied CPU and other logic system.

Further, with the watch dog timer built-in it can diagnose the operation of the system, intermittently generating reset pulses when they operate erroneously to prevent runaway.

Features

- 1. Built-in watch dog timer
- 2. Low current consumption

130µA TYP.

3. Low operating threshold voltage

Vcc=0.8V

- 4. Watch dog stop function (RCT terminal)
- 5. Long clock monitoring time

TPR (POWER ON): Two (clock monitoring)=1:1

6. Fewer outer components

Package

DIP-8B (MM1099AD, MM1099BD)


SOP-8C (MM1099AF, MM1099BF)

SIP-8A (MM1099AS, MM1099BS)

Applications


- 1. Reset circuit for microcomputers, CPU and MPU.
- 2. Reset circuit for logic circuitry.
- 3. Monitoring of microcomputer system, etc.

Pin Assignmemt



SOP-8C/DIP-8B (TOP VIEW)

1	TC
2	N.C
3	CK
4	GND
5	Vcc
6	RCT
7	Vs
8	RESET



1	TC
2	N.C
3	CK
4	GND
5	Vcc
6	RCT
7	Vs
8	RESET

Pin Description

Pin No.	Pin name	Function						
		Variable terminals Twd, Twr and Tpr T_{PR} (ms) = 5000 \times CT (μ F)						
1	TC	The time for Twd, Twr and Tpr to be Twd (ms) = $500 \times C_T (\mu F)$						
		determined by the external capacitor. Twr(ms) = $100 \times C_T$ (μ F)						
2	N.C							
3	CK	Clock input terminal Inputs the clock from the logic system.						
4	GND	Ground terminal						
5	Vcc	Voltage detection MM1099A→3.2V MM1099B→4.2V						
6	RCT	Watchdog timer stop pin Operation modes: Operation → OPEN, Stop → connect to GND						
7	Vs	Detect voltage variable terminal						
8	RESET	Reset output pin (low output)						

Absolute Maximum Ratings

Item	Symbol	Rating	Units
Power supply voltage	Vcc max.	-0.3~+10	V
CK pin input voltage	Vck	-0.3~Vcc+0.3 (≤+10)	V
Vs pin input voltage	Vvs $-0.3 \sim Vcc + 0.3 \ (\le +10)$		V
Voltage applied to RCT pin	Vrct	-0.3~Vcc+0.3 (≤+10)	V
Voltage applied to RESET pin	Voh	-0.3~Vcc+0.3 (≤+10)	V
Allowable loss	Pd	300	mW
Storage temperature	Tstg	-40~+125	$^{\circ}\!\mathrm{C}$

Recommended Operating Conditions

Item	Symbol	Rating	Units
Power supply voltage	Vcc	+2.2~+7.0	V
RESET sync current	Iol	0~1.0	mA
Clock monitoring time setting	Twd	0.1~1000	ms
Clock rise and fall times	trc, trc	<100	μs
TC pin capacitance	Ст	0.0002~2	μF
Operating temperature	Тор	-25~+75	$^{\circ}\!\mathrm{C}$

Electrical Characteristics (DC) (Except where noted otherwise, MM1099A: Vcc=3.6V, Ta=25°C, MM1099B: Vcc=5.0V)

Item		Symbol	Measurement conditions	Min.	Тур.	Мах.	Units	
Consumption ourrent	sumption current MM1099A		During a sect of the setiment of a section		(100)	(150)	Λ	
Consumption current	MM1099B	Icc	During watchdog timer operation		130	195	μA	
MM1099A		Vsl	Va ODEN Vaa	3.10	3.20	3.30		
Detection valters	MM1099B	V SL	Vs=OPEN, Vcc	4.05	4.20	4.35	7.7	
Detection voltage	MM1099A	Vsh	Va ODEN Vaa	3.15	3.25	3.35	V	
	MM1099B	V SH	Vs=OPEN, Vcc	4.15	4.30	4.45		
Detection voltage temper	rature coefficient	Vs/⊿T			±0.01		%/°C	
MM1099/		V _{HYS}	W W W		50	100	mV	
Hysteresis voltage	MM1099B	VHYS	Vsh-Vsl., Vcc	50	100	150	111 V	
CK input threshold		V_{TH}		0.8	1.2	2	V	
CK input au	CK input current		A: Vck=3.6V, B: Vck=5.0V		0	1	μA	
CK input cu			Vck=0V	-12	-6	-2		
Output voltage	voltage MM1099A V _{OH}		I === 1 A W OPPN	3.0	3.4		V	
(High)	MM1099B	VOH	I RESET =-1μA, Vs=OPEN	4.0	4.5		v	
Output voltag	o (Low)	Vol1	I RESET =0.5mA, Vs=0V		0.2	0.4	V	
Output voitag	e (LOW)	Vol2	I RESET =1.0mA, Vs=0V		0.3	0.5	v	
R output sync current		Iol	V RESET =1.0V, Vs=0V		2		mA	
C⊤ charge current		Іст1	V _{TC} =1.0V during watchdog timer operation		-0.24	-0.48	μA	
		Іст2	V _{TC} =1.0V during power ON reset operation	-0.16	-0.24	-0.48	μA	
Minimum operat	ing power	Vccl	V RESET =0.4V		0.8	1.0	V	
supply voltage to e	oltage to ensure RESET		$I \overline{\text{RESET}} = 0.1 \text{mA}$		0.8	1.0	V	

Electrical Characteristics (AC)

(Except where noted otherwise, MM1096A : $V_{\rm CC}$ =3.6V, Ta=25°C MM1096B : $V_{\rm CC}$ =5.0V) (Except where noted otherwise, resistance unit is Ω)

Ite	em	Symbol	Measurement conditions	Min.	Тур.	Max.	Units
Vcc input	MM1099A	Ты	Vcc 2.8V	8			μs
pulse width	MM1099B		Vcc 4.0V	8			μο
CK input p	ulse width	Тскw	CK or	3			μs
CK inpu	ıt cycle	Тск		20			μs
Watchdo monitorin	•	Twd	C _T =0.02µF	50	100	150	ms
Reset t		Twr	C _T =0.02µF	1	2	3	ms
Reset hole power sup	d time for ply rise *3	Tpr	Cτ=0.02μF, Vcc	50	100	150	ms
Output delay tir	me from Vcc *4	Трр	RESET pin, RL=10k, CL=20pF		2	10	μs
Output ris	e time *5	tr	RESET pin, RL=10k, CL=20pF		2.0	4.0	μs
Output fa	II time *5	t F	RESET pin, RL=10k, CL=20pF		0.2	1.0	μs

Notes:

- *1 The "monitoring time" means the time interval from the last pulse of the clock pulses for timer clear (negative edge) to the output of the reset pulse. If the clock pulse is not input during this time interval, the reset output will be given.
- *2 The "reset time" is no other than the reset pulse width, except when resetting the POWER ON.
- *3 The "reset hold time" is the time interval from the time point when Vcc exceeds the detect (VsH) at the time of Power On Reset (Power variation reset) to the reset release (RESET output "HIGH").
- *4 The "output delay time" means the time interval from when the supply voltage comes lower than the detect voltage (Vsl) to when comes the reset state (RESET output "Low").
- *5 The voltage range is 10 to 90% when measuring the output rise and fall times.
- *6 By varying the capacitance of C_T, we can vary the watch dog timer monitoring time (TwD), the reset time at the time of the watch dog timer (TwR), and the reset hold time at the time of power source rise (TPR). The variable time can be expressed by the following formulas:

TPR (ms) $= 5000 \times CT (\mu F)$

Two (ms) $= 5000 \times C_T (\mu F)$

Twr (ms) $= 100 \times C_T (\mu F)$

Example: When CT=0.02µF


T_{PR} ≒ 100ms

Two ≒ 100ms


Twr ≒ 2ms

Measuring Circuits

■ Measuring Circuit 1 (DC)



■ Measuring Circuit 2 (AC)




Measuring Circuit 1 SW & Power Supply Table

Item	Symbol	SW1	SW2	SW3	SW4	SW5	SW6	SW7	Vcc	V cĸ	Vст	RESET	VM, IM	Notes
Consumption current	Icc	OFF	OFF	OFF	ON	ON	ON	A	3.6V	3.6V	0V	-	Icc	
Detection valters	Vsl	OFF	OFF	ON	ON	ON	ON	A	3.6V→3V	0V	2V	-	Vo1, CRT1	
Detection voltage	V _{SH}	OFF	OFF	ON	ON	ON	ON	A	3V→3.6V	0V	2V	_	Vo1, CRT1	
CK input threshold	V _{TH}	OFF	OFF	OFF	ON	ON	ON	A	3.6V	0V→3V	1V	-	Іск, Уск	
CIV in must accomment	Iтн	OFF	OFF	OFF	ON	ON	ON	A	3.6V	3.6V	0V	-	Іск	
CK input current	IIL	OFF	OFF	OFF	ON	ON	ON	A	3.6V	0V	0V	_	Іск	
Output voltage (High)	Voh	ON	OFF	ON	ON	ON	ON	A	3.6V	3.6V	2V	–1μA	Vo1	
Output valtage (Lew)	Vol1	ON	ON	ON	ON	ON	ON	A	3.6V	3.6V	2V	0.5mA	Vo1	
Output voltage (Low)	Vol2	ON	ON	ON	ON	ON	ON	A	3.6V	3.6V	2V	1.0mA	Vo1	
Output sink current	Iol1	OFF	ON	ON	ON	ON	ON	В	3.6V	3.6V	2V	-	Io1	Vo=1V
Ст charge current 1	Ітс1	OFF	OFF	OFF	ON	ON	OFF	A	3.6V	-	1V	1	ITC	
Ст charge current 2	Ітс2	OFF	OFF	OFF	ON	ON	OFF	A	3.6V	_	IV	_	ITC	
Minimum operating power	Vccl	ON	OFF	ON	ON	ON	ON	A	0V→2V	oV	0V		V- V	
supply voltage to ensure RESET		ON	OFF	UN	UN	ON	UN	A	UV→ZV	UV	UV	-	Vo1, Vcc	

Measuring Circuit 2 SW & Power Supply Table

Item	Symbol	SW1	SW2	Vcca	Vcc	V CKA	V cк	CRT	Notes
Voc input pulse width	T _P 1	С	В	3.6VT1 2.8V		1.4V		CRT1	T1 0
Vcc input pulse width	1 PI		Ь			0V	_	CRT2	T1=8µs
CK input pulse width	Т	A	В		3.6V	1.4V		CRT1	Тэ энэ
CK input pulse width	Тскw	A	Ь	_	3.01	$0V \longrightarrow \overline{T2}$	_	CRT2	T2=3μs
CK input avala	Тск	A	В		3.6V	1.4V		CRT1	Тэ эона
CK input cycle	1 CK	A	Ь	_	3.01	0V	_	CRT2	T3=20μs
Watchdog timer	Twp	A	A		3.6V		3.6V	CRT1	
monitoring time	IWD	A	A	_	3.01	-	3.01	CRT2	
Reset time	Twr	A	Α		3.6V		3.6V	CRT1	
for watchdog timer	IWK	A	А	_	3.0 v	_	3.01	CRT2	
Reset hold time for	TPR	B→A	A		3.6V		3.6V	CRT1	
power supply rise	1 PK	D→A	А	_	3.0 v	_	3.01	CRT2	
Output delay time	TPD	С	A	3.6V			0V	CRT1	
from Vcc	1 PD		A	0V *	_	-	UV	CKII	
Output rise time	TR	A	A	_	3.6V	-	3.6V	CRT1	
Output fall time	TF	A	A	_	3.6V	-	3.6V	CRT1	

Block Diagram



	RA	Rв
MM1099A	≃ 305k	≃ 195k
MM1099B	≃350k	≃ 150k


Note 1. Cp = approx. $0.1\mu F$

Note 2. C ≥ 1000pF

Note 3. The watchdog timer can be stopped by grounding the RCT pin. (Function as voltage detection circuit.)

Note 4. Tpr, Two can be varied by pulling up the RCT pit to Vcc using a resisteor.

Timing Chart



Description of Operation

- 1. The RESET will become "Low" if Vcc rises to about 0.8V.

 Approximately 1µA (Vcc=0.8V) of pull up current is output from RESET
- 2. Charging starts at the capacitor C_T when V_{CC} riset to V_{SH} (MM1099A ≒ 3.25V, MM1099B ≒ 4.3V), when the output has been reset.
- 3. The output reset is released after a given interval TPR from when the CT Starts charging and to when it discharges (that is, the time from when CT voltage takes a given value 1 (≒ 1.4V) up until decreases to a given value 2 (≒ 0.2V). (RESET will become "High"). The RESET will output a pull up current, about 1µA (Vcc=0.8V). The reset hold time TPR is expressed by the following formula:

TPR (ms) $= 5000 \times CT (\mu F)$

After the reset release C_T restarts charging and the watch dog timer begins operating.

Note that input of clock while POWER ON RESET time TPR will cause an erroneous operation.

- 4. If clock is input into CK terminal while C_T is charging (negative edge trigger), C_T changes from charging over to discharging.
- 5. When the C_T voltage decreases to a given threshold (≒ 0.2V), then discharging changes over to charging. Steps 4 and 5 will be repeated while normal clock is input from the logic system.
- 6. When the clock ceases and C_T voltage reaches the RESET ON threshold (≒ 1.4V), the output enters into reset state (RESET becoming "Low").

The C_T charging time TwD up until the reset is output (watch dog monitoring time) is expressed by the following formula:

Two (ms) $= 5000 \times C_T (\mu F)$

7. The reset time at the time of watch dog time TwR is the discharging time while the C_T voltage lowers down to the reset off threshold (≒ 0.2V). The calculation formula:

Twr (ms) $= 100 \times C_T (\mu F)$

After the reset off threshold is reached, the output reset is released and C_T commences to charge. If thenceforth the clock is input normally, steps 4 and 5 will be repeated, and setps 6 and 7 repeated if the clock ceases.

- 8. When Vcc lowers down to VsL (MM1099A ≒ 3.2V, MM1099B ≒ 4.2V), the reset is output. At the same time C⊤ charged.
- 9. C_T discharging starts when V_{CC} rises up to V_{SH} .
 - If Vcc lower instantaneously, charging starts after load discharging of C_T if the time interval from when Vcc comes lower than VsL up until when it rises to VsH or higher is equal or superior to the reference value of Vcc input pulse width Tpl.
- 10. The output reset is released TpR after Vcc becomes VsH or higher, and the watch dog time will start. Then if Vcc becomes VsL or lower, steps 8 to 10 will be repeated.
- 11. If power Off occurs, reset is output if Vcc becomes VsL or lower.
- 12. When Vcc comes down to 0V, the reset output will hold up until Vcc becomes 0.8V.