

# 18-Mbit (512K × 36/1M × 18) Pipelined DCD Sync SRAM

#### **Features**

- Supports bus operation up to 200 MHz
- Available speed grades are 200, and 167 MHz
- Registered inputs and outputs for pipelined operation
- Optimal for performance (double-cycle deselect)
- Depth expansion without wait state
- 3.3 V core power supply (V<sub>DD</sub>)
- 2.5 V or 3.3 V I/O power supply (V<sub>DDQ)</sub>
- Fast clock-to-output times

  □ 3 ns (for 200 MHz device)
- Provides high performance 3-1-1-1 access rate
- User selectable burst counter supporting interleaved or linear burst sequences
- Separate processor and controller address strobes
- Synchronous self-timed writes
- Asynchronous output enable
- CY7C1386KV33 available in JEDEC-standard Pb-free 100-pin TQFP. CY7C1387KV33 available in JEDEC-standard Pb-free 100-pin TQFP
- ZZ sleep mode option

## **Functional Description**

The CY7C1386KV33/CY7C1387KV33 SRAM integrates 512K × 36/1M × 18 SRAM cells with advanced synchronous peripheral circuitry and a two-bit counter for internal burst operation. All synchronous inputs are gated by registers controlled by a positive edge triggered clock input (CLK). The synchronous inputs include all addresses, all data inputs, address-pipelining chip enable ( $\overline{\text{CE}}_1$ ), depth expansion chip enables ( $\overline{\text{CE}}_2$  and  $\overline{\text{CE}}_3$ ), burst control inputs ( $\overline{\text{ADSC}}$ ,  $\overline{\text{ADSP}}$ , and  $\overline{\text{ADV}}$ ), write enables ( $\overline{\text{BW}}_X$ , and  $\overline{\text{BWE}}$ ), and global write ( $\overline{\text{GW}}$ ). Asynchronous inputs include the output enable ( $\overline{\text{OE}}$ ) and the ZZ pin.

Addresses and chip enables are registered at rising edge of clock when either address strobe processor (ADSP) or address strobe controller (ADSC) are active. Subsequent burst addresses can be internally generated as controlled by the advance pin (ADV).

Address, data inputs, and write controls are registered on-chip to initiate a self timed write cycle. This part supports byte write operations (see Pin Configurations on page 5 and Truth Table on page 9 for further details). Write cycles can be one to four bytes wide as controlled by the byte write control inputs.  $\overline{GW}$  active LOW causes all bytes to be written. This device incorporates an additional pipelined enable register which delays turning off the output buffers an additional cycle when a deselect is executed. This feature allows depth expansion without penalizing system performance.

The CY7C1386KV33/CY7C1387KV33 operates from a +3.3 V core power supply while all outputs operate with a +3.3 V or +2.5 V supply. All inputs and outputs are JEDEC-standard and JESD8-5-compatible.


#### Selection Guide

Description	200 MHz	167 MHz	Unit	
Maximum access time		3.0	3.4	ns
Maximum operating current	× 18	158	143	mA
	× 36	178	163	IIIA

**Cypress Semiconductor Corporation**Document Number: 001-97893 Rev. \*D




# Logic Block Diagram - CY7C1386KV33





# Logic Block Diagram - CY7C1387KV33





## **Contents**


Pin Configurations	5
Pin Definitions	
Functional Overview	7
Single Read Accesses	7
Single Write Accesses Initiated by ADSP	7
Single Write Accesses Initiated by ADSC	
Burst Sequences	8
Sleep Mode	8
Interleaved Burst Address Table	8
Linear Burst Address Table	8
ZZ Mode Electrical Characteristics	8
Truth Table	9
Truth Table for Read/Write	10
Truth Table for Read/Write	10
Maximum Ratings	11
Operating Range	11
Neutron Soft Error Immunity	11
Floatrical Characteristics	11

Capacitance	13
Thermal Resistance	
AC Test Loads and Waveforms	13
Switching Characteristics	14
Switching Waveforms	15
Ordering Information	
Ordering Code Definitions	
Package Diagrams	
Acronyms	
Document Conventions	
Units of Measure	
Document History Page	
Sales, Solutions, and Legal Information	
Worldwide Sales and Design Support	
Products	
PSoC®Solutions	
Cypress Developer Community	
Technical Support	23



## **Pin Configurations**

Figure 1. 100-pin TQFP (14 × 20 × 1.4 mm) pinout (3 Chip Enable)





## **Pin Definitions**

Name	I/O	Description
A <sub>0</sub> , A <sub>1</sub> , A	Input- Synchronous	Address inputs used to select one of the address locations. Sampled at the rising edge of the CLK if ADSP or ADSC is active LOW, and $\overline{CE}_1$ , $\overline{CE}_2$ , and $\overline{CE}_3$ are sampled active. A1:A0 are fed to the two-bit counter.
$\overline{\underline{BW}}_{A}, \overline{\underline{BW}}_{B}, \\ \overline{BW}_{C}, \overline{BW}_{D}$	Input- Synchronous	<b>Byte write select inputs, active LOW</b> . Qualified with BWE to conduct byte writes to the SRAM. Sampled on the rising edge of CLK.
GW	Input- Synchronous	<b>Global write enable input, active LOW</b> . When asserted LOW on the rising edge of CLK, a global write is conducted (all bytes are written, regardless of the values on BW <sub>X</sub> and BWE).
BWE	Input- Synchronous	Byte write enable input, active LOW. Sampled on the rising edge of CLK. This signal must be asserted LOW to conduct a byte write.
CLK	Input- Clock	Clock input. <u>Used</u> to capture all synchronous inputs to the device. Also used to increment the burst counter when ADV is asserted LOW, during a burst operation.
CE <sub>1</sub>	Input- Synchronous	Chip enable 1 input, active LOW. Sampled on the rising edge of CLK. Used in conjunction with $CE_2$ and $CE_3$ to select or deselect the device. ADSP is ignored if $CE_1$ is HIGH. $CE_1$ is sampled only when a new external address is loaded.
CE <sub>2</sub>	Input- Synchronous	Chip enable 2 input, active HIGH. Sampled on the rising edge of CLK. Used in conjunction with $\overline{\text{CE}}_1$ and $\overline{\text{CE}}_3$ to select or deselect the device. $\overline{\text{CE}}_2$ is sampled only when a new external address is loaded.
CE <sub>3</sub>	Input- Synchronous	Chip enable 3 input, active LOW. Sampled on the rising edge of CLK. Used in conjunction with $\overline{\text{CE}}_1$ and $\text{CE}_2$ to select or deselect the device. $\overline{\text{CE}}_3$ is sampled only when a new external address is loaded.
ŌĒ	Input- Asynchronous	Output enable, asynchronous input, active LOW. Controls the direction of the I/O pins. When LOW, the I/O pins behave as outputs. When deasserted HIGH, DQ pins are tristated, and act as input data pins. OE is masked during the first clock of a read cycle when emerging from a deselected state.
ADV	Input- Synchronous	Advance input signal, sampled on the rising edge of CLK, active LOW. When asserted, it automatically increments the address in a burst cycle.
ADSP	Input- Synchronous	Address strobe from processor, sampled on the rising edge of CLK, active LOW. When asserted LOW, addresses presented to the device are captured in the address registers. A1:A0 are also loaded into the burst counter. When ADSP and ADSC are both asserted, only ADSP is recognized. ASDP is ignored when CE <sub>1</sub> is deasserted HIGH.
ADSC	Input- Synchronous	Address strobe from controller, sampled on the rising edge of CLK, active LOW. When asserted LOW, addresses presented to the device are captured in the address registers. A1:A0 are also loaded into the burst counter. When ADSP and ADSC are both asserted, only ADSP is recognized.
ZZ	Input- Asynchronous	<b>ZZ sleep input, active HIGH</b> . When asserted HIGH places the device in a non-time critical sleep condition with data integrity preserved. For normal operation, this pin has to be LOW. ZZ pin has an internal pull down.
DQs, DQP <sub>X</sub>	I/O- Synchronous	<b>Bidirectional data I/O lines</b> . As inputs, they feed into an on-chip data register that is triggered by the rising edge of CLK. As outputs, they deliver the data contained in the memory location specified by the addresses presented during the previous clock rise of the read cycle. The direction of the pins is controlled by OE. When OE is asserted LOW, the pins behave as outputs. When HIGH, DQs and DQP <sub>X</sub> are placed in a tristate condition.
V <sub>DD</sub>	Power Supply	Power supply inputs to the core of the device.
V <sub>SS</sub>	Ground	Ground for the core of the device.
V <sub>SSQ</sub>	I/O Ground	Ground for the I/O circuitry.
$V_{\mathrm{DDQ}}$	I/O Power Supply	Power supply for the I/O circuitry.



#### Pin Definitions (continued)

Name	I/O	Description
MODE	Input- Static	<b>Selects burst order</b> . When tied to GND selects linear burst sequence. When tied to $V_{DD}$ or left floating selects interleaved burst sequence. This is a strap pin and must remain static during device operation. Mode pin has an internal pull up.
NC	_	No Connects. Not internally connected to the die.
NC/(36 M, 72 M, 144 M, 288 M, 576 M, 1 G)	-	<b>These pins are not connected.</b> They are used for expansion up to 36M, 72M, 144M, 288M, 576M, and 1G densities.

### **Functional Overview**

All synchronous inputs pass through input registers controlled by the rising edge of the clock. All data outputs pass through output registers controlled by the rising edge of the clock.

The CY7C1386KV33/CY7C1387KV33 supports secondary cache in systems using either a linear or interleaved burst sequence. The linear burst sequence is suited for processors that use a linear burst sequence. The burst order is user selectable, and is determined by sampling the MODE input. Accesses can be initiated with either the processor address strobe (ADSP) or the controller address strobe (ADSC). Address advancement through the burst sequence is controlled by the ADV input. A two-bit on-chip wraparound burst counter captures the first address in a burst sequence and automatically increments the address for the rest of the burst access.

Byte write operations are qualified with the byte write enable  $(\overline{BWE})$  and byte write select  $(\overline{BW}_X)$  inputs. A global write enable  $(\overline{GW})$  overrides all byte write inputs and writes data to all four bytes. All writes are simplified with on-chip synchronous self timed write circuitry.

Synchronous chip selects  $\overline{CE}_1$ ,  $CE_2$ ,  $\overline{CE}_3$  and an asynchronous output enable ( $\overline{OE}$ ) provide for easy bank selection and output tristate control. ADSP is ignored if  $\overline{CE}_1$  is HIGH.

#### Single Read Accesses

This access is initiated when the following conditions are satisfied at clock rise: (1)  $\overline{\text{ADSP}}$  or  $\overline{\text{ADSC}}$  is asserted LOW, (2) chip selects are all asserted active, and (3) the write signals (GW, BWE) are all deasserted HIGH. ADSP is ignored if  $\overline{\text{CE}}_1$  is HIGH. The address presented to the address inputs is stored into the address advancement logic and the address register while being presented to the memory core. The corresponding data is allowed to propagate to the input of the output registers. At the rising edge of the next clock the data is allowed to propagate through the output register and onto the data bus within  $t_{CO}$  if  $\overline{\text{OE}}$  is active LOW. The only exception occurs when the SRAM is emerging from a deselected state to a selected state, its outputs are always tristated during the first cycle of the access. After the first cycle of the access, the outputs are supported.

The CY7C1386KV33/CY7C1387KV33 is a double cycle deselect part. After the SRAM is deselected at clock rise by the chip select and either ADSP or ADSC signals, its output tristates immediately after the next clock rise.

## Single Write Accesses Initiated by ADSP

This access is initiated when both of the following conditions are satisfied at clock rise: (1)  $\overline{\text{ADSP}}$  is asserted LOW and (2) chip select is asserted active. The address presented is loaded into the address register and the address advancement logic while being delivered to the memory core. The write signals ( $\overline{\text{GW}}$ ,  $\overline{\text{BWE}}$ , and  $\overline{\text{BW}}_{\text{X}}$ ) and  $\overline{\text{ADV}}$  inputs are ignored during this first cycle.

 $\overline{\text{ADSP}}$  triggered write accesses require two clock cycles to complete. If  $\overline{\text{GW}}$  is asserted LOW on the second clock rise, the data presented to the  $DQ_{\chi}$  inputs is written into the corresponding address location in the memory core. If  $\overline{\text{GW}}$  is HIGH, the write operation is controlled by  $\overline{\text{BWE}}$  and  $\overline{\text{BW}}_{\chi}$  signals.

The CY7C1386KV33/CY7C1387KV33 provides byte write capability that is described in the write cycle description table. Asserting the byte write enable input (BWE) with the selected byte write input, selectively writes to the desired bytes. Bytes not selected during a byte write operation remains unaltered. A synchronous self timed write mechanism has been provided to simplify the write operations.

The CY7C1386KV33/CY7C1387KV33 is a common I/O device, the output enable (OE) must be deasserted HIGH before presenting data to the DQ inputs. This tristates the output drivers. As a safety precaution, DQ are automatically tristated whenever a write cycle is detected, regardless of the state of OE.

## Single Write Accesses Initiated by ADSC

 $\overline{\text{ADSC}}$  write accesses are initiated when the following conditions are satisfied: (1)  $\overline{\text{ADSC}}$  is asserted LOW, (2)  $\overline{\text{ADSP}}$  is deasserted HIGH, (3) chip select is asserted active, and (4) the appropriate combination of the write inputs ( $\overline{\text{GW}}$ ,  $\overline{\text{BWE}}$ , and  $\overline{\text{BW}_{\text{X}}}$ ) are asserted active to conduct a write to the desired byte(s).  $\overline{\text{ADSC}}$  triggered write accesses require a single clock cycle to complete. The address presented is loaded into the address register and the address advancement logic while being delivered to the memory core. The  $\overline{\text{ADV}}$  input is ignored during this cycle. If a global write is conducted, the data presented to the  $\overline{\text{DQ}_{\text{X}}}$  is



written into the corresponding address location in the memory core. If a byte write is conducted, only the selected bytes are written. Bytes not selected during a byte write operation remains unaltered. A synchronous self timed write mechanism has been provided to simplify the write operations.

The CY7C1386KV33/ $\underline{CY7C1387KV33}$  is a common I/O device, the output enable ( $\overline{OE}$ ) must be deasserted HIGH before presenting data to the  $DQ_X$  inputs. This tristates the output drivers. As a safety precaution,  $DQ_X$  are automatically tristated whenever a write cycle is detected, regardless of the state of  $\overline{OE}$ .

#### **Burst Sequences**

The CY7C1386KV33/CY7C1387KV33 provides a two-bit wraparound counter, fed by  $A_{[1:0]}$ , that implements either an interleaved or linear burst sequence. The burst sequence is user selectable through the MODE input.

Asserting  $\overline{ADV}$  LOW at clock rise automatically increments the burst counter to the next address in the burst sequence. Both read and write burst operations are supported.

### Sleep Mode

The ZZ input pin is an asynchronous input. Asserting ZZ places the SRAM in a power conservation sleep mode. Two clock cycles are required to enter into or exit from this sleep mode. While in this mode, data integrity is guaranteed. Accesses pending when entering the sleep mode are not considered valid nor is the completion of the operation guaranteed. The device must be

deselected prior to entering the sleep mode.  $\overline{\text{CE}}$ s,  $\overline{\text{ADSP}}$ , and  $\overline{\text{ADSC}}$  must remain inactive for the duration of  $t_{ZZREC}$  after the ZZ input returns LOW.

#### **Interleaved Burst Address Table**

 $(MODE = Floating or V_{DD})$ 

First Address A1:A0	Second Address A1:A0	Third Address A1:A0	Fourth Address A1:A0
00	01	10	11
01	00	11	10
10	11	00	01
11	10	01	00

### **Linear Burst Address Table**

(MODE = GND)

First Address A1:A0	Second Address A1:A0	Third Address A1:A0	Fourth Address A1:A0
00	01	10	11
01	10	11	00
10	11	00	01
11	00	01	10

#### **ZZ Mode Electrical Characteristics**

Parameter	Description	Test Conditions	Min	Max	Unit
I <sub>DDZZ</sub>	Sleep mode standby current	$ZZ \ge V_{DD} - 0.2 \text{ V}$	_	65	mA
t <sub>ZZS</sub>	Device operation to ZZ	$ZZ \ge V_{DD} - 0.2 \text{ V}$	_	2t <sub>CYC</sub>	ns
t <sub>ZZREC</sub>	ZZ recovery time	ZZ ≤ 0.2 V	2t <sub>CYC</sub>	_	ns
t <sub>ZZI</sub>	ZZ Active to sleep current	This parameter is sampled	_	2t <sub>CYC</sub>	ns
t <sub>RZZI</sub>	ZZ Inactive to exit sleep current	This parameter is sampled	0	_	ns



## **Truth Table**

The Truth Table for CY7C1386KV33 and CY7C1387KV33 follow. [1, 2, 3, 4, 5]

Operation	Add. Used	CE <sub>1</sub>	CE <sub>2</sub>	CE <sub>3</sub>	ZZ	ADSP	ADSC	ADV	WRITE	ŌE	CLK	DQ
Deselect cycle, power-down	None	H	X	X	L	X	L	X	X	X	L–H	Tristate
	None	L		X		L	X	X	X	X	L-H	
Deselect cycle, power-down			L		L							Tristate
Deselect cycle, power-down	None	L	Х	Н	L	L	Х	Х	Х	Х	L–H	Tristate
Deselect cycle, power-down	None	L	L	Х	L	Н	L	Х	Х	Х	L–H	Tristate
Deselect cycle, power-down	None	L	Х	Н	L	Н	L	Х	Х	Х	L–H	Tristate
Sleep mode, power-down	None	Χ	Χ	Χ	Η	X	X	Х	Χ	Χ	Χ	Tristate
Read cycle, begin burst	External	L	Н	L	L	L	Х	Х	X	L	L–H	Q
Read cycle, begin burst	External	L	Н	L	L	L	Х	Х	Х	Н	L–H	Tristate
Write cycle, begin burst	External	L	Н	L	L	Н	L	Х	L	Х	L–H	D
Read cycle, begin burst	External	L	Н	L	L	Н	L	Х	Н	L	L–H	Q
Read cycle, begin burst	External	L	Н	L	L	Н	L	Х	Н	Н	L–H	Tristate
Read cycle, continue burst	Next	Х	Х	Х	L	Н	Н	L	Н	L	L–H	Q
Read cycle, continue burst	Next	Х	Х	Х	L	Н	Н	L	Н	Н	L–H	Tristate
Read cycle, continue burst	Next	Н	Х	Х	L	Х	Н	L	Н	L	L–H	Q
Read cycle, continue burst	Next	Н	Х	Х	L	Х	Н	L	Н	Н	L–H	Tristate
Write cycle, continue burst	Next	Х	Х	Х	L	Н	Н	L	L	Х	L–H	D
Write cycle, continue burst	Next	Н	Х	Х	L	Х	Н	L	L	Х	L–H	D
Read cycle, suspend burst	Current	Х	Х	Х	L	Н	Н	Н	Н	L	L–H	Q
Read cycle, suspend burst	Current	Х	Х	Х	L	Н	Н	Н	Н	Н	L–H	Tristate
Read cycle, suspend burst	Current	Н	Х	Х	L	Х	Н	Н	Н	L	L–H	Q
Read cycle, suspend burst	Current	Н	Х	Х	L	Х	Н	Н	Н	Н	L–H	Tristate
Write cycle, suspend burst	Current	Χ	Х	Х	L	Н	Н	Н	L	Х	L–H	D
Write cycle, suspend burst	Current	Η	Х	Х	L	Х	Н	Н	L	Х	L–H	D

- Notes
   X = Do not care, H = Logic HIGH, L = Logic LOW.
   WRITE = L when any one or more byte write enable signals, and BWE = L or GW = L. WRITE = H when all byte write enable signals, BWE, GW = H.
   The DQ pins are controlled by the current cycle and the OE signal. OE is asynchronous and is not sampled with the clock.
   The SRAM always initiates a read cycle when ADSP is asserted, regardless of the state of GW, BWE, or BW, Writes may occur only on subsequent clocks after the ADSP or with the assertion of ADSC. As a result, OE must be driven HIGH prior to the start of the write cycle to allow the outputs to tristate. OE is a don't care for the remainder of the write cycle.
   OE is asynchronous and is not sampled with the clock rise. It is masked internally during write cycles. During a read cycle all data bits are tristate when OE is inactive or when the device is deselected, and all data bits behave as output when OE is active (LOW).



## **Truth Table for Read/Write**

The Truth Table for Read/Write for CY7C1386KV33 follows. [6, 7]

Function (CY7C1386KV33)	GW	BWE	$\overline{\text{BW}}_{\text{D}}$	BW <sub>C</sub>	BWB	BW <sub>A</sub>
Read	Н	Н	Х	Х	Х	Х
Read	Н	L	Н	Н	Н	Н
Write byte A - (DQ <sub>A</sub> and DQP <sub>A</sub> )	Н	L	Н	Н	Н	L
Write byte B – (DQ <sub>B</sub> and DQP <sub>B</sub> )	Н	L	Н	Н	L	Н
Write bytes B, A	Н	L	Н	Н	L	L
Write byte C – (DQ <sub>C</sub> and DQP <sub>C</sub> )	Н	L	Н	L	Н	Н
Write bytes C, A	Н	L	Н	L	Н	L
Write bytes C, B	Н	L	Н	L	L	Н
Write bytes C, B, A	Н	L	Н	L	L	L
Write byte D – (DQ <sub>D</sub> and DQP <sub>D</sub> )	Н	L	L	Н	Н	Н
Write bytes D, A	Н	L	L	Н	Н	L
Write bytes D, B	Н	L	L	Н	L	Н
Write bytes D, B, A	Н	L	L	Н	L	L
Write bytes D, C	Н	L	L	L	Н	Н
Write bytes D, C, A	Н	L	L	L	Н	L
Write bytes D, C, B	Н	L	L	L	L	Н
Write all bytes	Н	L	L	L	L	L
Write all bytes	L	Х	Х	Х	Х	Х

## **Truth Table for Read/Write**

The Truth Table for Read/Write for CY7C1387KV33 follows. [6, 7]

Function (CY7C1387KV33)	GW	BWE	BW <sub>B</sub>	BW <sub>A</sub>
Read	Н	Н	X	X
Read	Н	L	Н	Н
Write byte A – (DQ <sub>A</sub> and DQP <sub>A</sub> )	Н	L	Н	L
Write byte B – (DQ <sub>B</sub> and DQP <sub>B</sub> )	Н	L	L	Н
Write all bytes	Н	L	L	L
Write all bytes	L	Х	X	X

#### Notes

<sup>6.</sup> The DQ pins are controlled by the current cycle and the OE signal. OE is asynchronous and is not sampled with the clock.
7. Table only lists a partial listing of the byte write combinations. Any combination of BW<sub>X</sub> is valid appropriate write is done based on which byte write is active.



## **Maximum Ratings**

Exceeding maximum ratings may shorten the useful life of the device. User guidelines are not tested.

Storage temperature65 °C to +150 °C
Ambient temperature with power applied–55 °C to +125 °C
Supply voltage on $\rm V_{DD}$ relative to GND–0.5 V to +4.6 V
Supply voltage on $\rm V_{DDQ}$ relative to GND –0.5 V to +V $_{DD}$
DC voltage applied to outputs in tristate $-0.5 \text{ V}$ to $\text{V}_{\text{DDQ}} + 0.5 \text{ V}$
DC input voltage0.5 V to $V_{DD}$ + 0.5 V
Current into outputs (LOW)20 mA
Static discharge voltage (per MIL-STD-883, Method 3015)> 2001 V

Latch-up current .....> 200 mA

## **Operating Range**

Range	Ambient Temperature	V <sub>DD</sub>	V <sub>DDQ</sub>	
Commercial	0 °C to +70 °C	3.3 V – 5% / +10%	2.5 V – 5% to V <sub>DD</sub>	

## **Neutron Soft Error Immunity**

Parameter	Description	Test Conditions	Тур	Max*	Unit
LSBU (Device without ECC)	Logical Single-Bit Upsets	25 °C	<b>&lt;</b> 5	5	FIT/ Mb
LMBU	Logical Multi-Bit Upsets	25 °C	0	0.01	FIT/ Mb
SEL	Single Event Latch up	85 °C	0	0.1	FIT/ Dev

<sup>\*</sup> No LMBU or SEL events occurred during testing, this column represents a statistical  $\chi^2$ , 95% confidence limit calculation. For more details refer to Application Note AN54908 "Accelerated Neutron SER Testing and Calculation of Terrestrial Testing Parts" Failure Rates"

## **Electrical Characteristics**

Over the Operating Range

Parameter [8, 9]	Description	Test Conditions	Min	Max	Unit
$V_{DD}$	Power Supply Voltage		3.135	3.6	V
$V_{DDQ}$	I/O Supply Voltage	for 3.3 V I/O	3.135	$V_{DD}$	V
		for 2.5 V I/O	2.375	2.625	V
V <sub>OH</sub>	Output HIGH Voltage	for 3.3 V I/O, I <sub>OH</sub> = -4.0 mA	2.4	_	V
		for 2.5 V I/O, I <sub>OH</sub> = -1.0 mA	2.0	_	V
V <sub>OL</sub>	Output LOW Voltage	for 3.3 V I/O, I <sub>OL</sub> = 8.0 mA	_	0.4	V
		for 2.5 V I/O, I <sub>OL</sub> = 1.0 mA	_	0.4	V
V <sub>IH</sub>	Input HIGH Voltage <sup>[8]</sup>	for 3.3 V I/O	2.0	$V_{DD} + 0.3 V$	V
		for 2.5 V I/O	1.7	$V_{DD} + 0.3 V$	V
$V_{IL}$	Input LOW Voltage <sup>[8]</sup>	for 3.3 V I/O	-0.3	0.8	V
		for 2.5 V I/O	-0.3	0.7	V
I <sub>X</sub>	Input Leakage Current except ZZ and MODE	$GND \le V_I \le V_{DDQ}$	-5	5	μΑ
	Input Current of MODE	Input = V <sub>SS</sub>	-30	-	μΑ
		Input = $V_{DD}$	_	5	μΑ
	Input Current of ZZ	Input = V <sub>SS</sub>	-5	_	μΑ
		Input = $V_{DD}$	_	30	μΑ
I <sub>OZ</sub>	Output Leakage Current	$GND \le V_I \le V_{DDQ}$ , Output Disabled	-5	5	μΑ

<sup>8.</sup> Overshoot:  $V_{IL(AC)} < V_{DD} + 1.5 \text{ V}$  (Pulse width less than  $t_{CYC}/2$ ), undershoot:  $V_{IL(AC)} > -2 \text{ V}$  (Pulse width less than  $t_{CYC}/2$ ). 9.  $T_{Power-up}$ : Assumes a linear ramp from 0 V to  $V_{DD(min.)}$  of at least 200 ms. During this time  $V_{IH} < V_{DD}$  and  $V_{DDQ} \le V_{DD}$ .



## **Electrical Characteristics** (continued)

Over the Operating Range

Parameter [8, 9]	Description	Test Con	ditions		Min	Max	Unit
I <sub>DD</sub>	V <sub>DD</sub> Operating Supply	$V_{DD} = Max.,$	5-ns cycle,	× 18	_	180	mA
		$I_{OUT} = 0 \text{ mA},$ $f = f_{MAX} = 1/t_{CYC}$	200 MHz	× 36	_	200	
			6-ns cycle,	× 18	-	158	
			167 MHz	× 36	-	178	
I <sub>SB1</sub>	Automatic CE Power-down	Max. V <sub>DD</sub> ,	5-ns cycle, 200 MHz	× 18	-	75	mA
	$V_{IN} \ge V_{IH} \text{ or } V_{IN} \le V_{IL},$ $f = f_{MAX} = 1/t_{CYC}$ 6-ns cycle,	× 36	-	80			
		× 18	-	75			
			167 MHz	× 36	-	80	
I <sub>SB2</sub>	Automatic CE Power-down Max. V <sub>DD</sub> , All speed		× 18	-	65	mA	
	Current – CMOS Inputs	Device Deselected, $V_{IN} \le 0.3 \text{ V or}$ $V_{IN} \ge V_{DDQ} - 0.3 \text{ V}$ , $f = 0$	grades	× 36	-	70	
I <sub>SB3</sub>	Automatic CE Power-down	Max. V <sub>DD</sub> ,	5-ns cycle,	× 18	_	75	mA
	Current – CMOS Inputs	Device Deselected, V <sub>IN</sub> ≤ 0.3 V or	200 MHz	× 36	_	80	
		$V_{IN} \ge V_{DDQ} - 0.3 \text{ V},$ $f = f_{MAX} = 1/t_{CYC}$	6-ns cycle,	× 18	_	75	
		I - IMAX - I/ICYC	167 MHz	× 36	_	80	
I <sub>SB4</sub>	Automatic CE Power-down	Max. V <sub>DD</sub> ,	All speed	× 18	_	65	mA
	D4		grades	× 36	-	70	



## Capacitance


Parameter	Description	Description Test Conditions		Unit
C <sub>IN</sub>	Input capacitance	$T_A = 25 ^{\circ}\text{C}, f = 1 \text{MHz},$	5	pF
C <sub>CLK</sub>	Clock input capacitance	$V_{DD} = 3.3 \text{ V}, V_{DDQ} = 2.5 \text{ V}$	5	pF
C <sub>IO</sub>	Input/Output capacitance		5	pF

## **Thermal Resistance**

Parameter	Description	Test Condition	Test Conditions		
$\Theta_{JA}$	Thermal resistance	Test conditions follow standard test	,		°C/W
	(junction to ambient)	methods and procedures for measuring thermal impedance, per	With Air Flow (1 m/s)	33.19	°C/W
			With Air Flow (3 m/s)	30.44	°C/W
$\Theta_{JB}$	Thermal resistance (junction to board)			24.07	°C/W
$\Theta_{\sf JC}$	Thermal resistance (junction to case)			8.36	°C/W

## **AC Test Loads and Waveforms**

Figure 2. AC Test Loads and Waveforms





## **Switching Characteristics**

Over the Operating Range

Parameter [10, 11]	B tatte	-2	200	-167		
Parameter [10, 11]	Description	Min	Max	Min	Max	Unit
t <sub>POWER</sub>	V <sub>DD</sub> (typical) to the first access <sup>[12]</sup>	1	_	1	_	ms
Clock			•	•	•	•
t <sub>CYC</sub>	Clock cycle time	5.0	_	6.0	_	ns
t <sub>CH</sub>	Clock HIGH	2.0	-	2.2	_	ns
t <sub>CL</sub>	Clock LOW	2.0	-	2.2	_	ns
Output Times						•
t <sub>CO</sub>	Data output valid after CLK rise	_	3.0	_	3.4	ns
t <sub>DOH</sub>	Data output hold after CLK rise	1.3	-	1.3	_	ns
t <sub>CLZ</sub>	Clock to low Z [13, 14, 15]	1.3	_	1.3	_	ns
t <sub>CHZ</sub>	Clock to high Z [13, 14, 15]	_	3.0	_	3.4	ns
t <sub>OEV</sub>	OE LOW to output valid	_	3.0	_	3.4	ns
t <sub>OELZ</sub>	OE LOW to output low Z [13, 14, 15]	0	-	0	_	ns
t <sub>OEHZ</sub>	OE HIGH to output high Z [13, 14, 15]	_	3.0	_	3.4	ns
Setup Times		<u>.</u>				•
t <sub>AS</sub>	Address setup before CLK rise	1.4	_	1.5	_	ns
t <sub>ADS</sub>	ADSC, ADSP setup before CLK rise	1.4	-	1.5	_	ns
t <sub>ADVS</sub>	ADV setup before CLK rise	1.4	_	1.5	_	ns
t <sub>WES</sub>	GW, BWE, BW <sub>X</sub> setup before CLK rise	1.4	_	1.5	_	ns
t <sub>DS</sub>	Data input setup before CLK rise	1.4	_	1.5	_	ns
t <sub>CES</sub>	Chip enable setup before CLK rise	1.4	_	1.5	_	ns
Hold Times			•	•	•	·
t <sub>AH</sub>	Address hold after CLK rise	0.4	_	0.5	_	ns
t <sub>ADH</sub>	ADSP, ADSC hold after CLK rise	0.4	-	0.5	_	ns
t <sub>ADVH</sub>	ADV hold after CLK rise	0.4	-	0.5	_	ns
t <sub>WEH</sub>	GW, BWE, BW <sub>X</sub> hold after CLK rise	0.4	-	0.5	_	ns
t <sub>DH</sub>	Data input hold after CLK rise	0.4	-	0.5	_	ns
t <sub>CEH</sub>	Chip enable hold after CLK rise	0.4	_	0.5	_	ns

- 10. Timing reference level is 1.5 V when V<sub>DDQ</sub> = 3.3 V and is 1.25 V when V<sub>DDQ</sub> = 2.5 V.

  11. Test conditions shown in (a) of Figure 2 on page 13 unless otherwise noted.

  12. This part has a voltage regulator internally; t<sub>POWER</sub> is the time that the power needs to be supplied above V<sub>DD(minimum)</sub> initially before a read or write operation can be initiated.
- 13. t<sub>CHZ</sub>, t<sub>CLZ</sub>, t<sub>OELZ</sub>, and t<sub>OEHZ</sub> are specified with AC test conditions shown in (b) of Figure 2 on page 13. Transition is measured ±200 mV from steady-state voltage.

  14. At any voltage and temperature, t<sub>OEHZ</sub> is less than t<sub>OELZ</sub> and t<sub>CHZ</sub> is less than t<sub>CLZ</sub> to eliminate bus contention between SRAMs when sharing the same data bus. These specifications do not imply a bus contention condition, but reflect parameters guaranteed over worst case user conditions. Device is designed to achieve high Z prior to low Z under the same system conditions.

  15. This parameter is sampled and not 100% tested.



## **Switching Waveforms**

Figure 3. Read Cycle Timing [16]  $t_{CL}$ t<sub>ADS</sub> t<sub>ADH</sub> ADSP t<sub>ADS</sub> t<sub>ADH</sub> tas i tah **ADDRESS** Burst continued with twes | tweh new base address  $\overline{\text{GW}}$ ,  $\overline{\text{BWE}}$ ,  $\overline{\text{BW}}_{\text{y}}$ Deselect t<sub>CES</sub> t<sub>CEH</sub> cycle CE t<sub>ADVS</sub> t<sub>ADVH</sub>  $\overline{\mathsf{ADV}}$ ADV suspends burst OE  $t_{\sf OEV}$ tco t<sub>CHZ</sub> t<sub>oelz</sub> OEHZ t<sub>DOH</sub> Q(A2) XX Q(A2 + 1) Q(A2 + 3) Data Out (DQ) Q(A1) Q(A2) Q(A2 + 1) Q(A2 + 2)Q(A3) High-Z Burst wraps around to its initial state Single READ BURST READ

#### Note


16. On this diagram, when  $\overline{CE}$  is LOW:  $\overline{CE}_1$  is LOW,  $\overline{CE}_2$  is HIGH and  $\overline{CE}_3$  is LOW. When  $\overline{CE}$  is HIGH:  $\overline{CE}_1$  is HIGH or  $\overline{CE}_2$  is LOW or  $\overline{CE}_3$  is HIGH.

DON'T CARE

UNDEFINED



## Switching Waveforms (continued)




#### Notes

17. On this diagram, when  $\overline{CE}$  is LOW:  $\overline{CE}_1$  is LOW,  $\overline{CE}_2$  is HIGH and  $\overline{CE}_3$  is LOW. When  $\overline{CE}$  is HIGH:  $\overline{CE}_1$  is HIGH or  $\overline{CE}_2$  is LOW or  $\overline{CE}_3$  is HIGH. 18. Full width write can be initiated by either  $\overline{GW}$  LOW; or by  $\overline{GW}$  HIGH,  $\overline{BWE}$  LOW and  $\overline{BW}_X$  LOW.



## Switching Waveforms (continued)

Figure 5. Read/Write Cycle Timing  $^{[19,\ 20,\ 21]}$ 




### Notes

<sup>19.</sup> On this diagram, when  $\overline{CE}$  is LOW:  $\overline{CE}_1$  is LOW,  $\overline{CE}_2$  is HIGH and  $\overline{CE}_3$  is LOW. When  $\overline{CE}$  is HIGH:  $\overline{CE}_1$  is HIGH or  $\overline{CE}_2$  is LOW or  $\overline{CE}_3$  is HIGH. 20. The data bus (Q) remains in high Z following a Write cycle, unless a new read access is initiated by  $\overline{ADSP}$  or  $\overline{ADSC}$ . 21.  $\overline{GW}$  is HIGH.



## Switching Waveforms (continued)

Figure 6. ZZ Mode Timing  $^{[22,\ 23]}$ 



#### Notes

22. Device must be deselected when entering ZZ mode. See Cycle Descriptions table for all possible signal conditions to deselect the device. 23. DQs are in high Z when exiting ZZ sleep mode.




## **Ordering Information**

The table below contains only the parts that are currently available. If you do not see what you are looking for, please contact your local sales representative. For more information, visit the Cypress website at <a href="https://www.cypress.com/products">www.cypress.com/products</a> and refer to the product summary page at <a href="http://www.cypress.com/products">http://www.cypress.com/products</a>

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives and distributors. To find the office closest to you, visit us at http://www.cypress.com/go/datasheet/offices.

Speed (MHz)	Ordering Code	Package Diagram	Part and Package Type	Operating Range
167	CY7C1386KV33-167AXC	51-85050	100-pin TQFP (14 × 20 × 1.4 mm) Pb-free	Commercial
	CY7C1387KV33-167AXC			
200	CY7C1386KV33-200AXC	51-85050	100-pin TQFP (14 × 20 × 1.4 mm) Pb-free	Commercial


### **Ordering Code Definitions**





## **Package Diagrams**

Figure 10. 100-pin TQFP (14 × 20 × 1.4 mm) A100RA Package Outline, 51-85050



51-85050 \*E



## **Acronyms**

Acronym	Description
CE	Chip Enable
CMOS	Complementary Metal Oxide Semiconductor
FBGA	Fine-Pitch Ball Grid Array
I/O	Input/Output
LMBU	Logical Multiple-Bit Upsets
LSB	Least Significant Bit
LSBU	Logical Single-Bit Upsets
MSB	Most Significant Bit
ŌĒ	Output Enable
SEL	Single Event Latch-Up
SRAM	Static Random Access Memory
TQFP	Thin Quad Flat Pack
TTL	Transistor-Transistor Logic

## **Document Conventions**

## **Units of Measure**

Symbol	Unit of Measure		
°C	degree Celsius		
kΩ	kilohm		
MHz	megahertz		
μΑ	microampere		
μs	microsecond		
mA	milliampere		
mV	millivolt		
mm	millimeter		
ms	millisecond		
ns	nanosecond		
Ω	ohm		
%	percent		
pF	picofarad		
ps	picosecond		
V	volt		
W	watt		



# **Document History Page**

Document Title: CY7C1386KV33/CY7C1387KV33, 18-Mbit (512K × 36/1M × 18) Pipelined DCD Sync SRAM Document Number: 001-97893					
Revision	ECN	Orig. of Change	Submission Date	Description of Change	
*B	4983482	DEVM	10/23/2015	Changed status from Preliminary to Final.	
*C	5086001	DEVM	01/14/2016	Post to external web.	
*D	5333184	PRIT	07/01/2016	Updated Neutron Soft Error Immunity: Updated values in "Typ" and "Max" columns corresponding to LSBU parameter. Updated to new template.	



## Sales, Solutions, and Legal Information

#### Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

cypress.com/usb

cypress.com/wireless

#### **Products**

Wireless/RF

ARM® Cortex® Microcontrollers cypress.com/arm Automotive cypress.com/automotive Clocks & Buffers cypress.com/clocks Interface cypress.com/interface Lighting & Power Control cypress.com/powerpsoc Memory cypress.com/memory **PSoC** cypress.com/psoc Touch Sensing cypress.com/touch **USB** Controllers

## **PSoC®Solutions**

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP

#### **Cypress Developer Community**

Forums | Projects | Video | Blogs | Training | Components

#### **Technical Support**

cypress.com/support

© Cypress Semiconductor Corporation, 2015-2016. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. You shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners

Document Number: 001-97893 Rev. \*D Revised July 1, 2016 Page 23 of 23